

Self-Reconfiguration Property of a Mixed Signal Controller for Improving Power Quality Compensation during Light Loading

Man-Chung Wong, *Senior Member, IEEE*, Yan-Zheng Yang, Chi-Seng Lam, *Member, IEEE*, Wai-Hei Choi, Ning-Yi Dai, *Member, IEEE*, Yajie Wu, Chi-Kong Wong, *Member, IEEE*, Sai-Weng Sin, *Senior Member, IEEE*, U-Fat Chio, Seng-Pan U, *Senior Member, IEEE*, R. P. Martins, *Fellow, Member, IEEE*

Abstract—This paper proposes a FPAA-FPGA/DSP-based mixed signal controller that achieves superior performance when compared with conventional digital controllers in power quality compensation. This includes adaptive signal conditioning and programmability on-the-fly, higher flexibility, parallel computation capability, and easy implementation. In practical applications, the power quality compensator may suffer from poor compensation performance, particularly during light loading. The adaptive signal gain and programmable on-the-fly functions of the mixed signal controller are intended to improve the system compensation performance, which cannot be achieved by using conventional digital controllers alone. In this study, an Approximate Total Harmonic Distortion (ATHD) is proposed, to determine the total harmonic distortion (THD) value more quickly, reducing the evaluation time of the power quality compensation system performance. With hysteresis pulse width modulations (PWM), when the hysteresis error margin is designed, the ATHD can be determined instantaneously, using instantaneous power theory. Finally, representative simulation and experimental results of a three-phase four-wire center-split hybrid active power filter (HAPF) are presented. These verify the validity and effectiveness of the proposed mixed-signal controller in improving current quality compensation performance during light load conditions, compared with a conventional digital controller.

Index Terms—Converters, Power Conditioning, Power Quality, Power System Harmonics, Reactive Power

This paragraph of the first footnote will contain the date on which you submitted your paper for review.

The authors would like to thank Macao Science and Technology Fund (project code: FDCT/023/2009/A1) and Research Committee of University of Macau for their financial supports for the research.

Y-B2-7438

M. C. Wong, Y. Z. Yang, C. S. Lam, W. H. Choi, N. Y. Dai, Y. J. Wu, C. K. Wong, S. W. Sin, U. F. Chio, S. P. U, R. P. Martins are with Electrical and Computer Department, Faculty of Science and Technology, University of Macau, Macao, China (e-mail: mcwong@umac.mo, yangyz555@163.com, cslam@umac.mo, heicho@umac.mo, nydai@umac.mo, yb27438@umac.mo, ckwong@umac.mo, terryssw@umac.mo, alphauc@umac.mo, benspu@umac.mo, RMartins@umac.mo).

M. C. Wong, C. S. Lam, Y. J. Wu, S. W. Sin, U. F. Chio, S. P. U, R. P. Martins are with State Key Laboratory of Analog and Mixed Signal VLSI, University of Macau, Macao, China.

R. P. Martins is on leave from Instituto Superior Técnico, Universidade de Lisboa, Portugal.

I. INTRODUCTION

IN modern electric appliances, the loads are normally non-linear, inductive, and unbalanced, which can cause power quality issues. These can increase transmission losses, but are also harmful to electrical and electronic devices, affecting reliability, safety, and lifecycles. Power quality compensators have developed from capacitive banks (CBs), passive power filters (PPFs), and active power filters (APFs) into hybrid active power filters (HAPFs) to address these problems. Moreover, the development trend changes from static operations into dynamic responses, according to the change of system loading. Different control strategies have been proposed and developed; for example, from periodical root mean square (rms) values into instantaneous active and reactive power (pq) theories, from 2 dimensional into 3 dimensional pulse width modulations (PWMs), and from time domain hysteresis controls into space vector domain modulations. These algorithms have been proposed to improve the compensation performance of power quality compensators, by increasing response speed and reducing the total harmonic distortion (THD). The existing power quality compensators usually execute the compensation control algorithm using a digital controller. In this study, we propose to combine the control algorithm with the advantages of adaptive controller hardware supported by a mixed signal controller, to achieve better compensation performance. This cannot be achieved by using a digital controller alone. Currently, when compensator performance does not satisfy international standards, other PWMs can be selected, or the dc link voltage can be increased. However, it may be the case that neither of these methods will improve compensator performance during light loading due to the low resolution of the input signals compared with the error signal and the PWM error margin. The design of digital controllers is usually based on a full loading situation. The full analog-to-digital (A/D) conversion input signal range of a digital controller is therefore utilized, to avoid analog signal saturation. In a light load situation, the digital controller may suffer from the problem of low resolution, which significantly affects its compensation performance. There is presently no achievable control strategy to deal with power quality

compensation issues during light loading.

Table I summarizes the comparison and development timeline of traditional analog controllers, programmable logic controllers (PLC), microprocessors, digital signal processors (DSP), field programmable gate arrays (FPGA), and field programmable analog arrays (FPAA) [1]–[13]. The DSP/FPGA is shown to have superior performance with high computational ability and complexity, while FPAA shows remarkable improvements in analog-related factors, such as better bandwidth, higher accuracy, on-the-fly programmability, and easy implementation. Recently, FPGAs have become more popular controllers than DSPs, due to their parallelism properties and easy implementation [7]. However, the use of digital controllers alone is not sufficient to further improve system performance, such as the adaptive signal conditioning and on-the-fly programmability discussed here.

TABLE I
COMPARISON OF DIFFERENT CONTROLLERS [1]–[13]

	Analog Controller	PLC	Micro processor	DSP	FPGA	FPAA
Development Timeline [1] - [6]	Before 1960s	1960s	1970s	1970s	1980s	1990s
Flexibility and Reconfiguration [7]- [10], [12], [13]	+	++	+++	++++	++++	++++
Computation Ability and Complexity [7]	+	++	+++	++++	+++	++
Parallelism [7]	+++	+	+	++	++++	++++
Quick and Easy Implementation [8], [9]	+	++	++	++	+++	++++
Programmability on-the-Fly [9], [11]	+	++	++	++	+++	++++
Bandwidth [7]	++++	+	++	+++	+++	++++
Accuracy [8], [9]	++++	+	++	+++	+++	++++
Electro-Magnetic Compatibility [8], [9]	+	++	+++	+++	+++	++++
High Speed	++++	+	++	+++	++++	++++
Low Power [9]-[11]	+	+	++	++	+++	++++

Based on the literature review, papers [14]–[18] are related to mixed signal controller researches. The reference [14] focuses on control redundancy, with dynamic reconfiguration for system failure, and self-healing properties for safety concerns. In [15], the mixed-signal controller combines three control loops: an analog nonlinear current loop, a digital linear voltage loop, and a digital frequency loop, to eliminate the sampling delay associated with conventional digital controllers and improve the transient response performance, whereas the fast nonlinear loop is built with simple analog hardware. In [16], the operation of the flyback-transformer-based buck converter is governed by a modified mixed-signal controller, which provides minimum voltage deviation and seamless transitions between the modes. However, the mixed signal controllers in [15] and [16] do not address the advantages of using both analog and digital signal processing. In [17], a mixed-signal fixed frequency voltage-mode controller for dc–dc converters is proposed, where the derivative part of a proportional-integral-derivative (PID) regulator is maintained in the analog domain. Finally, the derivative action of the PID controller is inherently obtained by a combination of the analog

front-end and the hard-wired digital logic, reducing sampling effects and control delays. This feature enables high dynamic performance, improving the bandwidth limitation of a conventional digital control solution. The development of alternative digital (or mixed-signal) control architectures potentially enables simpler control architecture and faster dynamic response. In [18], a combined FPAA-FPGA/DSP platform is discussed, focusing on rapid prototyping and the need for stringent time-to-market constraints. In summary, the applications of the mixed signal controller at present are primarily for:

- 1) reducing the computation burden through a digital controller,
- 2) enhancing the parallelism property to increase the dynamic response, and
- 3) reducing the development time to market.

Several special features can be achieved by using a FPAA-FPGA/DSP mixed signal controller:

- Adaptive signal conditioning and programmability on-the-fly
- Parallelism properties and higher redundancy
- Higher accuracy, higher bandwidth, faster response time, and low power
- Algorithm complexity and simplicity of implementation

In this study, a FPAA-FPGA/DSP mixed signal controller for power quality compensation will be designed, and it is proposed that it will enhance compensator performance, which cannot be achieved by using either analog or digital controllers alone. This implies that the utilization of an integrated solution using both analog and digital controllers is advantageous. In section II, the architecture of the proposed mixed signal controller will be presented. Based on this, certain characteristics of the mixed signal controller will be verified, using a three-phase four-wire HAPF system, in the subsequent sections. The main goal of this study is to apply the self-reconfiguration control strategy to improve compensator performance, based on the benefits of the mixed signal controller and the proposed Approximate THD (ATHD) index, in which the ATHD is deduced. This is discussed in section III. The simulation and experimental verification of the improvements in the compensation performance of the proposed mixed controller application for a HAPF are presented in section IV. The conclusions are given in section V.

II. PROPOSED MIXED SIGNAL CONTROLLER ARCHITECTURE

To achieve the advantages of using analog and/or digital controllers, a mixed signal controller for power quality compensator is proposed in Fig. 1. The FPAA and FPGA are combined with an analog-to-digital converter (ADC), in which the input signals for the FPAA are analog signals from the power system and the power quality compensator. The output digital signals of the FPGA/DSP are PWM trigger signals, which control the switching devices of the power quality compensator.

The FPAA can be operated as an adaptive signal conditioning unit that pre-conditions and filters, according to

the optimization of system performance. The modified signals then pass to the digital unit for further processing, assisted by the ADC. The digital system, FPGA/DSP, can work with a “backer” sub-program to optimize the system operation by reconfiguring the control system automatically, or to carry out self-testing and self-repairing tasks. When it is necessary to reconfigure the analog part, the re-programming data can be transferred directly through the digital path to the FPAA. Conversely, the FPAA can also send out control signals to the FPGA to modify the algorithm for protection, critical operations, etc. Finally, the mixed signal controller can send out digital signals for control purposes, as shown in Fig. 1.




Fig. 1. Proposed mixed signal controller.

The study focuses on the advantages of the mixed signal controller and highlights its superior performance for power quality compensation, compared with conventional digital controllers, in terms of its self-testing, self-repairing, and self-healing capabilities. The FPAA system used is the Anadigm third generation AN231E04 development board [19], and for the FPGA system, the Altera DE2-115 development board [20] is used. In the next section, an approximate THD (ATHD) index for real-time performance evaluation is proposed and discussed. This evaluates whether the power quality compensation performance meets the requirement. If not, self-reconfiguration of the mixed signal controller will be carried out to improve system compensation performance.




Fig. 2. Configuration of a three-phase four-wire HAPF.

III. PROPOSED APPROXIMATE THD INDEX FOR REAL TIME PERFORMANCE EVALUATION AND ITS CONTROL

A three-phase four-wire HAPF (power quality compensator) system [21]–[23] is shown in Fig. 2. The subscript “x” denotes phase a, b, c and n. v_{sx} is the system voltage, i_{sx} , i_{Lx} , and i_{cx} are the system, load, and inverter currents for each phase, respectively. Based on this circuit, the self-reconfiguration control strategy for improving power quality compensator performance is illustrated as follows.

A. Approximate THD Index

The total harmonic distortion (THD) of a signal is a measurement of the harmonic distortion, and is defined in (1) as the ratio of the sum of all harmonic components to the fundamental component. THD is used as an index to evaluate whether its power quality is acceptable or not. However, the fundamental frequency current and its related harmonic components are defined and computed under rms values. It takes at least a period cycle of time to sample data for computation; for example, a 50 Hz system needs 0.02 seconds. In this section, an approximate THD index is proposed to have a fast determination of compensator performance, and to improve its performance during light loading, which cannot be implemented by a state-of-the-art digital controller alone.




Fig. 3. Hysteresis PWM control method

$$THD = \frac{\sqrt{\sum_{n=2}^{\infty} I_n^2}}{I_1} \quad (1)$$

Fig. 3 shows the hysteresis current control of a voltage source PWM inverter [24], in which the sinusoidal reference current i_{cx}^* is compared with the actual current, i_{cx} . When the actual current is greater (less) than the reference current by a hysteresis band (HB) value, the inverter leg is switched on or off accordingly. Therefore, the hysteresis band (HB) specifies the maximum current ripple.

By superposition, the actual current can be decomposed into a sinusoidal current and an irregular triangular current waveform. An irregular triangular waveform is given in Fig. 4(a), in which the rate of change of current at any moment should be different, due to its different voltage amplitude at

different times. Therefore, the triangular waveforms are actually not symmetrical.




Fig.4. Current error waveforms by hysteresis PWM: (a) Actual error waveform, (b) approximate error waveform.

Referring to (1), the ratio of the sum of all harmonic current components to the fundamental current component can be considered as the ratio of the rms value of the irregular triangular waveform, as shown in Fig. 4(a), to the fundamental sinusoidal waveform. However, by taking an approximation, the regular triangular waveform, as shown in Fig. 4(b), is chosen instead of the irregular one. Fig. 4(b) shows that each period of the triangular waveform is different. Correspondingly, the rms value of a regular triangular waveform is given in (2). The rms value is shown to be independent of the period of the triangular waveform. Finally, the proposed Approximate THD (ATHD) Index can be defined as (3).

$$I_h = \sqrt{\frac{1}{T} \int_0^T \left[\frac{8 \cdot HB}{\pi^2} \sum_{n=1}^{\infty} \left(\frac{1}{n} \cos n\omega t \right) \right]^2 dt} = \frac{HB}{\sqrt{3}} \quad (2)$$

$$ATHD = \frac{HB}{\sqrt{3} I_1} \quad (3)$$

According to the instantaneous power theory [25], the instantaneous fundamental active current peak value can be calculated by (4). It should be noted that (4) can be used when the three-phase voltage source is balanced and sinusoidal. However, unbalanced and non-sinusoidal voltage is out of this study's scope. More detail concerning the required compensation current under unbalanced and non-sinusoidal voltage can be computed by the method given in [28]. The ATHD is calculated during compensation, and as a result the

fundamental reactive component is not considered in computing the ATHD value. The calculated ATHD would otherwise be smaller when the fundamental reactive current is included. In (3), I_1 is an rms value that has $\sqrt{2}$ difference with its peak value (I_{1p}), which can be calculated instantaneously, using the instantaneous power theory [25].

$$I_{1p} = \frac{\sqrt{2} \cdot \bar{p}}{\sqrt{3} \|\Delta\|} \quad (4)$$

$$\text{, where } \|\Delta\| = \sqrt{v_a^2 + v_b^2 + v_c^2} \text{ and}$$

$$\bar{p} = \frac{1}{T} \int_0^T \vec{v} \cdot \vec{i} dt = \frac{1}{T} \int_0^T (v_a \cdot i_a + v_b \cdot i_b + v_c \cdot i_c) dt.$$

Then, finally

$$ATHD = \frac{\sqrt{2} HB}{\sqrt{3} I_{1p}} \quad (5)$$

ATHD is defined as (5), a fast evaluation index of compensation performance instead of THD, in which the HB of the ATHD can be determined according to hysteresis PWM, or the compensation error of space vector modulation.

B. THD and ATHD

A comparison between THD and ATHD is performed under two categories: with and without switching power quality compensations. The ATHD is an approximated method to evaluate the power quality compensator's performance during compensation. When there is no switching power quality compensator, the ATHD cannot be used to reflect the THD, as there is no HB or error margin value for the ATHD computation. Here, capacitor banks and passive power filters can perform steady compensation, with conventional THD as the performance evaluation index. The ATHD cannot be used under these circumstances.

When switching power quality compensators such as active power filters and hybrid active power filters are used, the proposed ATHD can be used to evaluate the power quality compensation performance. When the HB or error margin at a particular instant can be determined, the ATHD can be calculated using the instantaneous power theory [25].

Table II shows the simulated THD and ATHD values with respect to the different fundamental current peak I_{1p} , in per unit (pu), and HB in pu at sampling frequency = 5KHz, and system frequency = 50Hz. For example, when $I_{1p} = 0.5$ and $HB = 0.1$, its simulated THD is 16.08% and its ATHD is 16.33%.

Table III shows the simulated absolute percentage error of ATHD compared with THD through equation (6). However, the ATHD index is estimated, to evaluate the compensation performance instantaneously. The absolute percentage error range of ATHD is shown to be from 0.06% to 14.5%, and its average percentage error is 3.44%.

Taking the IEEE Standard [27] with TDD (Total Demand Distortion) for light rated loading ($I_{sc}/I_L > 1000$), and the Hong Kong Power Quality Standard [29] into consideration, at worst case the nominal rate current is assumed to be equal to the

TABLE II
THD AND ATHD WITH I_{lp} AND HB VARIATIONS RESPECTIVELY IN PER UNIT (PU)

HB (pu)		I_{lp} (pu)									
		0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0
0.1	THD (%)	82.39	41.95	27.14	20.25	16.08	14.10	11.48	10.08	8.99	8.170
	ATHD (%)	81.65	40.82	27.22	20.41	16.33	13.61	11.66	10.21	9.07	8.165
0.2	THD (%)	161.3	84.02	52.25	40.53	33.94	27.71	23.39	19.25	18.21	15.58
	ATHD (%)	163.3	81.65	54.43	40.82	32.66	27.22	23.33	20.41	18.14	16.33
0.3	THD (%)	220.8	126.8	87.51	60.48	46.32	39.50	36.43	30.90	27.32	23.35
	ATHD (%)	244.9	122.5	81.65	61.24	48.99	40.82	34.99	30.62	27.22	24.49
0.4	THD (%)	324.6	162.7	120.0	85.70	64.13	52.56	46.87	39.87	34.85	33.24
	ATHD (%)	326.6	163.3	108.9	81.65	65.32	54.43	46.66	40.82	36.29	32.66
0.5	THD (%)	416.4	221.5	119.4	103.5	79.23	69.22	60.97	50.14	42.63	40.59
	ATHD (%)	408.2	204.1	136.1	102.1	81.65	68.04	58.32	51.03	45.36	40.82
0.6	THD (%)	550.6	250.0	166.3	124.3	91.52	81.49	67.66	59.36	53.84	48.67
	ATHD (%)	489.9	244.9	163.3	122.5	97.98	81.65	69.99	61.24	54.43	48.99
0.7	THD (%)	561.8	276.2	203.8	124.8	119.4	105.1	80.54	67.53	62.84	57.06
	ATHD (%)	571.5	285.8	190.5	142.9	114.3	95.26	81.65	71.44	63.51	57.15
0.8	THD (%)	664.9	320.5	231.4	167.0	135.7	110.8	92.66	82.21	70.87	63.86
	ATHD (%)	653.2	326.6	217.7	163.3	130.6	108.9	93.31	81.65	72.58	65.32
0.9	THD (%)	775.4	375.7	259.4	166.6	155.6	117.3	114.2	92.36	80.30	71.26
	ATHD (%)	734.8	367.4	244.9	183.7	147.0	122.5	105.0	91.86	81.65	73.48
1.0	THD (%)	801.9	361.2	268.5	201.7	167.8	147.7	114.3	107.3	93.43	84.48
	ATHD (%)	816.5	408.2	272.2	204.1	163.3	136.1	116.6	102.1	90.72	81.65

TABLE III
ABSOLUTE % ERROR OF ATHD

HB (pu) Average Δ_{ATHD}		I_{lp} (pu)									
		0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0
0.1	Δ_{ATHD} (%)	0.90	2.69	0.29	0.79	1.55	3.48	1.57	1.29	0.89	0.06
0.2	Δ_{ATHD} (%)	1.24	2.82	4.17	0.72	3.77	1.77	0.26	6.03	0.38	4.81
0.3	Δ_{ATHD} (%)	10.91	3.39	6.70	1.26	5.76	3.34	3.95	0.91	0.37	4.88
0.4	Δ_{ATHD} (%)	0.62	0.37	9.25	4.73	1.86	3.56	0.45	2.38	4.13	1.74
0.5	Δ_{ATHD} (%)	1.97	7.86	13.99	1.35	3.05	1.70	4.35	1.78	6.40	0.57
0.6	Δ_{ATHD} (%)	11.02	2.04	1.80	1.45	7.06	0.20	3.44	3.17	1.10	0.66
0.7	Δ_{ATHD} (%)	1.73	3.48	6.53	14.50	4.27	9.36	1.38	5.79	1.07	0.16
0.8	Δ_{ATHD} (%)	1.76	1.90	5.92	2.22	3.76	1.71	0.70	0.68	2.41	2.29
0.9	Δ_{ATHD} (%)	5.24	2.21	5.59	10.26	5.53	4.43	8.06	0.54	1.68	3.12
1.0	Δ_{ATHD} (%)	1.82	13.01	1.38	1.19	2.68	7.85	2.01	4.85	2.90	3.35

fundamental load current, with the result that THD = TDD. This study therefore focuses on a THD close to or below 20%. In Tables II and III, THD values which are close to or below 20% are highlighted in grey. The average percentage error of ATHD within 20% THD is 2.089%.

To keep within the safety margin, it is suggested that an ATHD at 16% is chosen when THD at 20% is the compensation

target, to include this average percentage error of ATHD. However, the simulated results are estimated values and it should be noted that the values will be different in other circumstances.

$$|\Delta_{ATHD}| = \left| \frac{THD - ATHD}{THD} \right| \times 100\% \quad (6)$$




Fig. 5. Simulated current waveform when $I_p=1.6A$, $HB=0.1A$, $THD=4.92\%$, $ATHD=5.1\%$, $|\Delta_{ATHD}|=3.72\%$.




Fig. 7. Simulated current waveform when $I_p=0.7A$, $HB=0.6A$, $THD=67.56\%$, $ATHD=69.99\%$, $|\Delta_{ATHD}|=3.44\%$.




Fig. 6. Simulated current waveform when $I_p=0.5A$, $HB=0.1A$, $THD=16.08\%$, $ATHD=16.33\%$, $|\Delta_{ATHD}|=1.55\%$.




Fig. 8. Simulated current waveform when $I_p=0.4A$, $HB=0.7A$, $THD=124.8\%$, $ATHD=142.9\%$, $|\Delta_{ATHD}|=14.5\%$.

Several simulated current waveforms are given in Fig. 5, 6, 7, and 8 at $THD \approx 5\%$, 16% , 68% , and 124% , respectively. Fig. 5 shows the waveform at $THD \approx 5\%$ with $|\Delta_{ATHD}| = 3.72\%$ corresponding to $I_p=1.6A$ and $HB=0.1A$. Fig. 6 shows the waveform at $THD \approx 16\%$ with $|\Delta_{ATHD}| = 1.55\%$ corresponding to $I_p=0.5A$ and $HB=0.1A$. Fig. 7 shows the waveform at $THD \approx 68\%$ with average $|\Delta_{ATHD}| = 3.44\%$ corresponding to $I_p=0.7A$ and $HB=0.6A$. Fig. 8 shows the waveform at $THD \approx 124\%$ with the largest $|\Delta_{ATHD}| = 14.5\%$ corresponding to $I_p=0.4A$ and $HB=0.7A$.

current peak value. This means that the HB value or error margin of the hysteresis PWM control should not be less than 0.26 times the fundamental rms current amplitude. Otherwise, no matter how fast the power electronics switching device, the compensation performance of the power quality compensator will not be acceptable.

At $THD \approx 16\%$, based on Table II, the hysteresis error band HB should be set as one-fifth of the fundamental amplitude. Furthermore, a parameter $K = I_1/HB$ is defined as a ratio of the fundamental rms current amplitude to the hysteresis error band value. When K is increased, the compensated current ripple relatively decreases. Taking the system parameters listed in Table IV under 50% loading compensation, Fig. 9 shows the simulated THD and calculated $ATHD$ with respect to different K , and the difference between them is seen to be small. The THD standard of 20% is selected, as discussed, while the $ATHD$ of 16% for the percentage error and safety margin considerations is selected. Fig. 9 shows that K is near to 3.8 at $ATHD \approx 16\%$. In Table II, this is the case with $I_p=0.5A$, $HB=0.1A$, $THD=16.08\%$, in which I_p is the fundamental




Fig. 9. THD versus ATHD.

An $ATHD$ can be used to estimate the power quality compensation system performance, rapidly determining the THD value. The advantages of using an $ATHD$ over THD are as follows:

- It can simplify the computation without computation of

the frequency spectrum;

- The ATHD value can be obtained in real time;
- Hardware implementation of ATHD can be easily obtained.

The ATHD is, however, an approximated performance index, unlike THD. It can only be calculated when the HB or error margin at a certain instant can be determined. An ATHD is suitable to be used with APF and HAPF for power quality compensation. Nevertheless, the dc-link voltage of the power quality compensators should be sufficient to successfully perform compensation [21], [22].

C. Self-Reconfiguration Control Strategy for Improving Power Quality Compensator Performance

In a traditional power quality compensating system, the system rating design is usually based on the defined nominal values (full loading consideration). In practical operations, the system loading varies over time. The loading may be full or light. During a full loading situation, the system performance can be guaranteed, due to the nominal design. However, during a light loading situation, the power quality compensator performance cannot usually reach the standard requirement [27], [29]. The mixed signal controller proposed in this study has self-reconfiguration capabilities, which cannot be achieved using only a digital controller. The self-reconfiguration control strategy for improving power quality compensator performance is given as follows.

Using a simplified three-phase instantaneous pq theory [26], the reference compensating current for a HAPF shown in Fig. 2 can be determined by (6).

$$i_{cx}^* = \left(i_{La} - \frac{\bar{p}}{v^2} v_{La}\right) \vec{n}_a + \left(i_{Lb} - \frac{\bar{p}}{v^2} v_{Lb}\right) \vec{n}_b + \left(i_{Lc} - \frac{\bar{p}}{v^2} v_{Lc}\right) \vec{n}_c \quad (6)$$

, where $\{\vec{n}_a, \vec{n}_b, \vec{n}_c\}$ is the space basis in the a-b-c coordinate, $p = v_{La} i_{La} + v_{Lb} i_{Lb} + v_{Lc} i_{Lc}$ and \bar{p} is the average value of instantaneous power p .

From Fig. 2, the actual i_{cx} should be the same as its reference i_{cx}^* , ($i_{cx}^* = i_{cx}$) under perfect compensation. The source current, composed of load and compensator currents, is defined by (7). By hysteresis PWM, the current error should be within the HB. As a result, (7) can be rewritten as (8).

$$i_{sx} = i_{Lx} + i_{cx}^* \equiv i_{sx1} \quad (7)$$

$$i_{sx1} \cong i_{Lx} + i_{cx} + HB \quad (8)$$

Considering the digital control system, the resolution of HB is limited by the available bits (B) of the analog-to-digital converter (ADC), and the amplitude width (W) of the input signal. The minimum HB value can be given as:

$$HB_{min} = \frac{W}{2^{B+1}} \quad (9)$$

This minimum HB cannot be further reduced due to the hardware limitations of the controller; this implies that the digital controller compensation performance may not be

acceptable during a light load condition, particularly when the ATHD or the THD is around 16% and $K \approx 3.8$, as shown in Fig. 9. From (8) and (10), when the amplitude of HB is relatively near to the amplitude of i_{Lx} and i_{cx} , the compensation performance is not acceptable. This is because the HB_{min} cannot be further reduced, and a parameter gain G is attached to K. Finally, as G is an amplification gain, the K value can move to a larger value. The THD and the ATHD can therefore be improved.

$$K = G \cdot \frac{i_{sx1}}{HB} \cong G \cdot \left(1 + \frac{i_{Lx} + i_{cx}}{HB}\right) \quad (10)$$

Fig. 10 shows a control block diagram for the proposed mixed signal controller. The gain G can be adjusted according to (11), where INT is an integer function that takes out all the fraction parts, W is the measured width (range) of the ADC, and R is the peak-to-peak input signal range for a given period, such as one minute or several hours, to avoid system fluctuation during operations. The G is calculated by a digital controller such as DSP or FPGA, and then sent to FPAA for gain modification. During light loading, G can be an integer number larger than 1. To avoid analog signal saturation, a saturation detection function can be implemented in FPAA. $G=1$ when saturation occurs.




Fig. 10. Control block diagram for proposed mixed signal controller.

Finally, the compensation error can be limited by (12).

$$\Delta i_{error} = HB_{min} = G \cdot i_{cx}^* - G \cdot i_{cx} \quad (12)$$

When the ATHD $\approx 16\%$ and $G = 1$, $K \approx 3.8$. According to (10) and Fig. 9, when the ATHD $\approx 20\%$, $G = 2$, K is approximately 6. The ATHD and the THD can then be lowered to around 10%. The Gain G can be seen to improve the compensation performance under the hysteresis PWM, without changing the coupling inductance and capacitance.

D. System Implementation and Communication

Fig. 11 shows the system implementation based on FPAA and FPGA/DSP. FPGA/DSP is used for the digital parts and FPAA for the analog parts.

The basic idea of the self-reconfiguration characteristic is that a FPGA-based high-speed control logic block and a FPAA-based analog module are used to adjust the gain automatically and rapidly. Two FPAA and one FPGA are used in the implementation. The FPAA are under the control of the




Fig. 11. Configuration connections between FPAA and FPGA/DSP.

FPGA, and the inherent reconfigurable properties of FPAA allow the analog modules to be dynamically reconfigured through a serial interface. In the system initialization, voltage and current signals are detected and amplified by the FPAA, digitized through an AD converter, and fed into the FPGA for further processing. The gain of the Gain Limiter is controlled by the FPGA. The output voltage limit is 3V, which is the maximum input voltage for the ADC. If the input signal amplified by the gain is saturated, the FPGA will reset the gain G to 1. Through various computations and comparisons, the corresponding gain value G for the FPGA will be obtained.




Fig. 12. Gain = 2, data streams between FPGA and FPAA.

The configuration clock of FPAA and FPGA is 20 MHz. In the configuration process, shown in Fig. 12, every gain value needs 11 bytes of control logic data, defined by the configuration protocol in the FPAA. Each byte has one 8-bit address, which in total needs t_1 (s) to completely transmit. The AD sampling frequency of the whole controller is 25 kHz, so the controller outputs obtained in this period is 1/25 kHz (40 μ s). In total, the control loop, including the AD conversion, pq theory, PWM techniques, and feedback loop, can be completed in one ADC sample period. Moreover, t_1 , as given in (13), is

much smaller than one ADC sampling cycle, which means the compensation control algorithm will not be affected by the on-the-fly FPAA reconfiguration.

$$t_1 = 11 \times 8 \times \frac{1}{20 \times 10^6} = 4.4 \times 10^{-6} \text{ s} \ll \frac{1}{25 \times 10^3} = 4 \times 10^{-5} \text{ s} \quad (13)$$

IV. SIMULATION AND EXPERIMENTAL RESULTS

In this section, the proposed mixed signal controller, for improving power quality compensator performance, will be verified by simulation and experiments. This is compared with a conventional digital controller, in which a three-phase four-wire HAPF system, shown in Fig. 2, is chosen as the testing power quality compensator. Table IV lists the simulated and experimental system parameters for the HAPF with different loadings. Table V summarizes the power quality parameters for different testing loads before compensation.

To show the advantage of the proposed mixed signal controller, four sets of loading parameters are chosen. To ensure the focus is on the ATHD and the mixed signal controller strategy, the simulated and experimental three-phase loadings are approximately balanced, shown in Fig. 2.

TABLE IV
SIMULATED AND EXPERIMENTAL PARAMETERS
FOR THE HAPF SYSTEM

System parameters		Physical values
Source	V_{Lx}, L_s	110V, 1mH
Passive part	L_c, C_c	10mH, 40 μ F
20% Testing Load		
Non-linear rectifier load (Inductor, resistor, capacitor)	$L_{NLx}, R_{NLx}, C_{NLx}$	35mH, 169 Ω , 373 μ F
50% Testing Load		
Non-linear rectifier load (Inductor, resistor, capacitor)	$L_{NLx}, R_{NLx}, C_{NLx}$	35mH, 55 Ω , 373 μ F
70% Testing Load		
Non-linear rectifier load (Inductor, resistor, capacitor)	$L_{NLx}, R_{NLx}, C_{NLx}$	35mH, 55 Ω , 373 μ F
Linear load (Inductor, resistor)	L_{Lx}, R_{Lx}	0mH, 100 Ω
90% Testing Load		
Non-linear rectifier load (Inductor, resistor, capacitor)	$L_{NLx}, R_{NLx}, C_{NLx}$	35mH, 55 Ω , 373 μ F
Linear load (Inductor, resistor)	L_{Lx}, R_{Lx}	0mH, 50 Ω

Simulation studies were carried out using PSCAD/EMTDC. Fig. 13 shows the simulated system voltages and currents before compensation. When 50% loading is connected, the three-phase simulated $THD_{i_{sx}}$ of system current are 39.3%, 38.3%, and 37.1%, with power factors (PF) = 0.83, 0.82, and 0.82, respectively. When 90% loading is connected (loading




Fig. 13. Simulated system voltage and current before compensation.







Fig. 14. Simulated system voltage and current after HAPF compensation.




(a)



(b)



(c)



(d)

Fig. 15. Three-phase experimental system currents before compensation during: (a) 20% loading, (b) 50% loading, (c) 70% loading and (d) 90% loading.




Fig. 16. Compensated three-phase experimental system currents by using the conventional digital controller during: (a) 20% loading, (b) 50% loading, (c) 70% loading and (d) 90% loading.




Fig. 17. Compensated three-phase experimental system currents by using the proposed mixed signal controller during: (a) 20% loading, (b) 50% loading, (c) 70% loading and (d) 90% loading.




Fig. 18. Dynamic compensation performance during loading changes by using: (a) conventional digital controller and (b) proposed mixed signal controller.

TABLE V
EXPERIMENTAL RESULTS OF USING CONVENTIONAL AND PROPOSED CONTROLLERS

Different cases		Before compensation			After compensation					
		i_{sx} (A)	PF	THD _{iss} (%)	Conventional controller			Proposed controller		
		i_{sx} (A)	PF	THD _{iss} (%)	i_{sx} (A)	PF	THD _{iss} (%)	i_{sx} (A)	PF	THD _{iss} (%)
20% load	A	1.09	0.81	52.5	1.38	0.91	20.7	1.33	0.94	13.9
	B	1.08	0.81	51.9	1.46	0.93	21.1	1.38	0.94	15.8
	C	1.07	0.81	53.3	1.50	0.90	22.1	1.38	0.93	15.0
50% load	A	2.51	0.80	35.6	2.18	0.98	17.6	2.09	0.99	10.8
	B	2.47	0.80	35.5	2.16	0.98	17.1	2.13	0.99	11.9
	C	2.51	0.80	34.4	2.18	0.98	18.7	2.11	0.99	10.5
70% load	A	3.59	0.90	23.7	3.26	1.0	6.3	3.25	1.0	5.7
	B	3.49	0.90	23.7	3.30	0.99	7.7	3.28	1.0	6.1
	C	3.42	0.90	24.4	3.28	0.99	7.5	3.27	0.99	6.4
90% load	A	4.55	0.95	17.6	4.47	1.0	5.9	4.39	1.0	5.6
	B	4.47	0.95	17.4	4.41	1.0	7.1	4.39	1.0	6.7
	C	4.64	0.95	16.6	4.57	1.0	7.8	4.50	1.0	7.5

changes), the three-phase simulated $THD_{i_{sx}}$ are 20.8%, 20.3%, and 19.6%, with PF = 0.95, 0.95, and 0.95, respectively. Before compensation, the simulated $THD_{i_{sx}}$ cannot satisfy the $THD_{i_{sx}} < 20\%$ requirement during both 50% and 90% loading conditions.

Fig. 14 shows the simulated system voltages and currents after HAPF compensation. After compensation, the simulated $THD_{i_{sx}}$ satisfies the $THD_{i_{sx}} < 20\%$ requirement during both 50% and 90% loading conditions. Moreover, the PF are improved to unity. In the PSCAD simulation, the signal resolution is infinite, as there is no AD conversion process, and the simulation process is not affected by EMI noise. Therefore the HAPF compensation performance is satisfactory no matter whether the loading is light or full.

However, for the hardware experimental case, the signal resolution will greatly affect the HAPF compensation performance. Fig. 15 shows three-phase experimental system currents before compensation during 20%, 50%, 70%, and 90% loading conditions. Figs. 16 and 17 show the corresponding three-phase experimental system currents after HAPF controller and the proposed mixed signal controller, respectively.

Comparing Figs. 16 and 17, the proposed mixed signal controller can provide better compensation performance, particularly during light loading conditions. For example, the THD values in phase A are improved from 20.7% to 13.9%, 17.6% to 10.8%, 6.3% to 5.7%, and 5.9 to 5.6, for 20%, 50%, 70%, and 90% of the loading, respectively. Using a conventional digital controller, the $THD_{i_{sx}}$ during 20% loading cannot satisfy the desired value ($THD_{i_{sx}} < 20\%$), while the proposed mixed signal controller can. This verifies the effectiveness of the proposed controller in improving the HAPF compensation performance. Table V also summarizes the HAPF experimental compensation results using the conventional digital controller and the proposed mixed signal controller during different loading cases.

Fig. 18 shows the dynamic compensation performance during loading changes using the conventional and the proposed controllers. The dynamic response time of both controllers is less than two cycles, which verifies the fast dynamic response of the proposed controller and the function of on-the-fly mixed signal reconfiguration.

V. CONCLUSIONS

A mixed signal controller for power quality compensator improvement with adaptive gain and on-the-fly programmability, and with a self-reconfiguration property in a three-phase four-wire HAPF system has been proposed in this study. It can achieve better performance than a conventional digital controller. To detect the compensation performance instantaneously, an Approximate THD (ATHD) index was deduced. From this, the corresponding gains can be calculated in the FPGA and transferred by feedback to the FPAA in a dynamic configuration process. The system implementation and communication between the analog and the digital

controllers are discussed. Moreover, the viability and effectiveness of the proposed mixed signal controller for three-phase four-wire HAPF have been demonstrated with experimental results, which exhibit better compensation performance when compared with conventional digital controllers during light load conditions.

ACKNOWLEDGEMENT

The authors would like to thank Macao Science and Technology Fund and Research Committee of University of Macau for their financial supports for the research.

REFERENCES

- [1] R. Walker, "Microprocessors in perspective," *Electronics and Power*, vol. 20, pp. 528-530, Jul. 1974.
- [2] A. K. Chattopadhyay and Nidhi Meher, "Microprocessor implementation of a state feedback control strategy for a current source inverter-fed induction motor drive," *IEEE Trans. Power Electron.*, vol. 4, no. 2, pp. 279-288, Apr. 1989.
- [3] J.R. Boddie, "Digital signal processor: overview: the device, support facilities, and applications," *The Bell System Technical Journal*, vol. 60, pp. 1431-1439, Sept. 1981.
- [4] Xiao Wang and Boon-Teck Ooi, "Real-time multi-DSP control of three-phase current-source unity power factor PWM rectifier," *IEEE Trans. Power Electron.*, vol. 8, no. 3, pp. 295-300, Jul. 1993.
- [5] J. Rose, R.J. Francis, David Lewis, and Paul Chow, "Architecture of Field-Programmable Gate Arrays: The effect of logic block functionality of area efficiency," *IEEE. J. Solid-State Circuit*, vol. 25, no. 5, pp. 1217-1225, Oct. 1990.
- [6] Edward K.F. Lee and P. Glenn Gulak, "A CMOS Field-Programmable Analog Array," *IEEE. J. Solid-State Circuit*, vol. 26, no. 12, pp. 1860-1867, Dec. 1991.
- [7] Eric Monmasson, Lahoucine Idkhajine, Mohamed Wissem Naouar, "FPGA-based controllers --- different perspectives of power electronics and drive applications," *IEEE Ind. Electron. Magazine*, pp. 14-26, Mar. 2011.
- [8] M. R. Dadash Zadeh, T. S. Sidhu, and A. Klimek, "FPAA-based mho distance relay considering CVT transiente supervision," *IET Generation, Transmission, and Distribution*, vol. 3, no. 7, pp. 616-627, Jul. 2009.
- [9] M. R. Dadash Zadeh, T. S. Sidhu, and A. Klimek, "Field-programmable analog array based distance relay," *IEEE Trans Power Del.*, vol. 24, no. 3, pp. 1063-1071, Jul. 2009.
- [10] Tyson S. Hall, Christopher M. Twigg, Jordan D. Gray, Paul Hasler, and David V. Anderson, "Large-scale field-programmable analog arrays for analog signal processing," *IEEE Trans. Circuits and Systems I*, vol. 52, no. 11, pp. 2298-2307, Nov. 2005.
- [11] Sangwook Suh, Arindam Basu, Craig Schlottmann, Paul E. Hasler, and John R. Barry, "Low-power discrete fourier transform for OFDM: a programmable analog approach," *IEEE Trans Circuits and Systems I*, vol. 58, no. 2, pp. 290-298, Feb. 2001.
- [12] D. Keymeulen, A. Stoica, R. Zenulum, S. Katkoori, P. Fernando, H. Sankaran, M. Mojarradi, and T. Daud, "Self-reconfigurable analog array integrated circuit architecture for space applications," in *Proc. NASA/ESA of Conf. on Adapt. Hardware and System*, pp. 83-90, Jun. 2008.
- [13] Amit Laknaur and Haibo Wang, "A methodology to perform online self-testing for field-programmable analog array circuits," *IEEE Trans. Instrumentation and Measurement*, vol. 54, no. 5, pp. 1751-1760, Oct. 2005.
- [14] R. Girardey, M. Hubner, and J. Becker, "Dynamic reconfigurable mixed-signal architecture for safety critical applications," *Int. Conf. on Field Programmable Logic and Applications*, pp. 503-506, Aug.-Sept. 2009.
- [15] S.C. Huerta, P. Alou, O. Garcia, J.A. Oliver, R. Prieto, and J. Cobos, "Hysteretic mixed-signal controller for high-frequency dc-dc converters operating at constant switching frequency," *IEEE Trans. Power Electron.*, vol. 27, no. 6, pp. 2690-2696, Jun. 2012.
- [16] Jing Wang, Prodić, A., and Wai Tung Ng, "Mixed-signal-controlled flyback-transformer-based buck converter with improved dynamic

- performance and transient energy recycling," IEEE Trans. Power Electron., vol. 28, no. 2, pp. 970-984, Feb. 2013.
- [17] S. Saggini, P. Mattavelli, G. Garcea, and M. Ghioni, "A mixed-signal synchronous /asynchronous control for high-frequency dc-dc boost converters," IEEE Trans. Ind. Electron., vol. 55, no. 5, pp. 2053-2060, May 2008.
- [18] L. Dorie and O. Hammami, "A combined FPAAs-FPGA platform for mixed-signals design space exploration," 12th IEEE Int. Conf. on Electronics, Circuits and Systems, ICECS 2005, pp. 1-4, Dec. 2005.
- [19] Anadigm, Inc., the dpASP company, "AnadigmApex dpASP Family User Manual," UM000231-u001e. <http://www.anadigm.com/>.
- [20] Terasic Technologies Inc, "Terasic DE2-115 User Manual," www.terasic.com.
- [21] C.-S. Lam, W.-H. Choi, M.-C. Wong, and Y.-D. Han, "Adaptive dc-link voltage controlled hybrid active power filters for reactive power compensation," IEEE Trans. Power Electron., vol. 27, no. 4, pp. 1758-1772, Apr. 2012.
- [22] C.-S. Lam, X.-X. Cui, W.-H. Choi, M.-C. Wong, and Y.-D. Han, "Minimum inverter capacity design for three-phase four-wire LC-hybrid active power filters," IET Power Electron., vol. 5, no. 7, pp. 956-968, Aug. 2012.
- [23] W.-H. Choi, C.-S. Lam, M.-C. Wong, and Y.-D. Han, "Analysis of dc-link voltage controls in three-phase four-wire hybrid active power filters," IEEE Trans. Power Electron., vol. 28, no. 5, pp. 2180-2191, May 2013.
- [24] David M. Brod, and D.W. Novotny, "Current control of VSI-PWM inverters," IEEE Trans. Ind. Applications, vol. IA-21, no. 3, pp. 562-570, May 1985.
- [25] H. Akagi, Y. Kanazawa, and A. Nabae "Generalized theory of the instantaneous reactive power in three-phase currents," Int. Conf. on Power Electron., pp. 1375-1386, 1983.
- [26] Man Chung Wong, "Study of a three-phase four-wire power quality compensator," Tsinghua University's Doctor Thesis, 2003.
- [27] IEEE Recommended Practices and Requirements for Harmonic Control in Electrical Power Systems, IEEE Standard 519-1992, 1992.
- [28] Mahesh K. Mishra, Arindam Ghosh, Avinash Joshi, and Hiralal M. Suryawanshi, "A novel method of load compensation under unbalanced and distorted voltages," IEEE Trans. Power Delivery, vol. 22, no. 1, pp. 288-295, Jan. 2007.
- [29] Code of practice for energy efficiency of electrical installation, Electrical and Mechanical Services Department (EMSD) The Hong Kong SAR Government, 2005.



Man-Chung Wong (SM'06) received B. Sc. and M. Sc degrees in Electrical and Electronics Engineering from the Faculty of Science and Technology at University of Macau, in 1993 and 1997 respectively, and received Ph. D degree from the Tsinghua University, Beijing, P. R. China in 2003.

He is an Associate Professor at the University of Macau since 2008 and is a visiting fellow in Cambridge University, UK in 2014. His research interests are FACTS and DFACTS, power quality, custom power and PWM.

Dr. Wong received the Young Scientist Award from the "Instituto Internacional De Macau" in 2000, the Young Scholar Award from the University of Macau in 2001, second prize of 2003 Tsinghua University Excellent Ph. D thesis award, third prizes of 2012 and 2014 Macao Technology Invention Award given by Macao Science and Technology Fund (FDCT).




Yan-Zheng Yang received his B.Sc. degree in electrical engineering and its automation from School of Electrical Engineering, Northeast Dian Li University, JiLin, China, in 2010 and M.Sc. degree in electrical and computer engineering from the University of Macau, Macao, China in 2014. His research interest is integrated controller design.



Chi-Seng Lam (S'04-M'12) received the B.Sc., M.Sc. and Ph.D. degrees in electrical and electronics engineering from the University of Macau (UM), Macao, China, in 2003, 2006 and 2012 respectively. From 2006 to 2009, he was an E&M Engineer in the Campus Development and Engineering Section, UM. In 2009, he

returned to the Power Electronics Laboratory of UM to work as a Technician and at the same time started to pursue his Ph.D. degree. In 2013, he was a Postdoctoral Fellow in The Hong Kong Polytechnic University, Hong Kong, China. He is currently an Assistant Professor in the State Key Laboratory of Analog and Mixed-Signal VLSI, UM, Macao, China. He has co-authored one book: Design and Control of Hybrid Active Power Filters (Springer, 2014) and more than 30 technical journals and conference papers. His research interests include integrated power electronics controller, power management IC design, power quality compensators, electric vehicle charger and renewable energy.

Dr. Lam was the co-recipient of the Macao Science and Technology Invention Award (Third-Class) in 2014. He also received the Macao Science and Technology R&D Award for Postgraduates (Ph.D. Level) in 2012 and the 3rd Regional Inter-University Postgraduate Electrical and Electronic Engineering Conference Merit Paper Award in 2005. In 2007 and 2008, he was the GOLD Officer and Student Branch Officer of IEEE Macau Section. He is currently the Secretary of IEEE Macau Section and IEEE Macau PES/PELS Joint Chapter.



Wai-Hei Choi (S'09) received the B.Sc. and M.Sc. degrees in electrical and electronics engineering from the University of Macau (UM), Macao, China, in 2009 and 2012, respectively. From 2012 to 2014, he was a Research Assistant in Power Electronics Laboratory, University of Macau. And he is currently a Technician of Electric Power Engineering Laboratory, University of Macau. His research interests focus on power electronics applications and power quality compensation. Mr. Choi received research award of the Macao Scientific and Technological R&D Award for Postgraduates (M.Sc. level) in 2014.



NingYi Dai (S'05, M'08) was born in Jiangsu, China. She received the B.Sc. degree in electrical engineering from the Southeast University, Nanjing, China, in 2001, and the M.Sc. and Ph.D. degrees in electrical and electronics engineering from the Faculty of Science and Technology, University of Macau, Macao, China, in 2004 and 2007, respectively. She is currently an Assistant Professor in the Department of Electrical and Computer Engineering, University of Macau. She has published more than thirty technical journals and conference papers in the field of power system and power electronics. Her research interests include application of power electronics in power system, renewable energy integration, and pulse width modulation.



Yajie Wu was born in Xinjiang, China, in 1982. He received the B.S. degree in physics from Nanjing Normal University, Nanjing, China, in 2004, and the M.S. degree in electronic engineering from Southeast University, Nanjing, China, in 2007. He is currently working toward his Ph.D. degree at the integrated Power Electronics Controller Lab, University of Macau, Macao, China.

From 2007 to 2012, he was a senior digital circuit design engineer at Actions-semi corporation. His research interests are in the field of digital integrated circuit design, video codec IP design, and mixed signal integrated power electronics controller design.



Chi-Kong Wong was born in Macao in 1968. He received his B.Sc and M.Sc degrees in Electrical and Electronics Engineering (EEE) at University of Macau in 1993 and 1997 respectively. His Ph.D in EEE was granted by Tsinghua University in 2007.


He was recruited by University of Macau as a Teaching Assistant for the Faculty of Science and Technology since 1993 and promoted to the post of Lecturer and Assistant Professor in 1997 and 2008 respectively. Since 1997 he has been teaching the fundamental courses for the Department of Electrical and Electronics Engineering and supervising the final year projects. In addition of the undergraduated teaching and supervision, he had also co-taught one master course and co-supervised three master research projects. His research interests include Voltage Stability Analysis, Synchronized Phasor Measurement

Applications in Power Systems, Wavelet Transformation Applications in Power Systems, Renewable Energy and Energy Saving. From 1997 to 2007, he had conducted 4 University research projects and 5 external projects from CEM and organized one power system protection training course to CEM staffs.



Sai-Weng Sin (S'98-M'06-SM'13) received the B.Sc., M.Sc. and Ph.D. degrees with the highest honor in Electrical and Electronics Engineering from University of Macau, Macao SAR, China, in 2001, 2003 and 2008 respectively. He is currently an Assistant Professor in the Faculty of Science and Technology, University of Macau, and is the Coordinator of the Data Conversion and Signal Processing (DCSP) Research Line in State-Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau. He has published 1 book entitled "Generalized Low-Voltage Circuit Techniques for Very High-Speed Time-Interleaved Analog-to-Digital Converters" in Springer, hold 5 US patents and over 80 technical journals and conference papers in the field of high performance data converters and analog mixed-signal integrated circuits.

Dr. Sin is currently the Secretary of IEEE Solid-State Circuit Society (SSCS) Macau Chapter (with 2012 IEEE SSCS World Chapter of the Year Award) and IEEE Macau CAS/COM Joint Chapter. He was the co-recipient of the 2011 ISSCC Silk Road Award, Student Design Contest Award in A-SSCC 2011 and the 2011 State Science and Technology Progress Award (second-class), China.



U-Fat Chio received the B.Sc. degree in Electrical Engineering and M.Sc. degree in Communications Engineering from National Sun Yat-Sen University, Kaohsiung, Taiwan, in 2002 and 2004, respectively, and the Ph.D. degree from the University of Macau, Macao, China, in 2012. From 2004 to 2005, he was with DenMOS Technology Inc., Hsinchu, Taiwan. He is currently a Postdoctoral Fellow with the State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau. His research interest is high-speed analog-to-digital converters and power management circuit designs.



Seng-Pan U (Ben) (S'94 - M'00 - SM'05) received the B.Sc. and M.Sc degree in 1991 and 1997, respectively, and the joint Ph.D. degree from the University of Macau (UM) and the Instituto Superior Técnico (IST), Portugal in 2002 with highest honor in the field of high-speed analog IC design.

Dr. U has been with Dept. of EEE, Faculty of Science and Technology (FST), UM since 1994, where he is currently Professor and Deputy Director of State-Key Laboratory of Analog & Mixed-Signal VLSI of UM. During 1999-2001, he was also on leave to the Integrated CAS Group, Center of Microsystems in IST, as a Visiting Research Fellow.

In 2001, Dr. U co-founded the Chipidea Microelectronics (Macao), Ltd., and was Engineering Director and since 2003 the corporate VP-IP Operations Asia Pacific for devoting in advanced analog & mixed-signal Semiconductor IP product development. The company was acquired in 2009 by the world leading EDA and IP provider Synopsys Inc. (NASDAQ: SNPS), currently as Synopsys Macau Limited. He is also the corporate Senior Analog Design Manager and Site General Manager.

Dr. U published more than 140 scientific papers in IEEE/IET journal and conferences. Dr. U co-holds 9 US patents and co-authored 4 books in Springer and China Science Press in the area of VHF SC filters, Analog Baseband for Multi-standard wireless transceivers and Very High-Speed TI ADCs.

Dr. U received ~30 research & academic/teaching awards and is also the advisor for ~30 various international student paper award recipients, e.g. ISSCC Silk-Road Award, IEEE DAC/ISSCC Student Design Contest, A-SSCC Student Design Contest, ISCAS, MWSCAS, PRIME and etc. Dr. U as the Macau founding Chairman received The 2012 IEEE SSCS Outstanding Chapter Award. Both at the 1st time from Macau, he received the Science & Technology (S&T) Innovation Award of Ho Leung Ho Lee Foundation in 2010, and also The State S&T Progress Award in 2011. He also received both the 2012 and 2014 Macau S&T Invention and Progress Awards. In recognition of his contribution in high-technology research & industrial development in Macau, he was awarded by Macau SAR government the Honorary Title of

Value in 2010. He was also selected as the "Scientific Chinese of the Year 2012".

Dr. U is currently IEEE Senior Member, the Industrial Relationship Officer of IEEE Macau Section, Chairman of IEEE SSCS and CAS/COMM Macau chapter. He is currently IEEE SSCS Distinguished Lecturer (2014-2015). He was A-SSCC 2013 Tutorial Speaker for Energy-Efficient SAR-Type ADCs and has also been with technical review committee of various international scientific journals for many years, e.g. JSSC, TCAS, IEICE and etc. He was the chairman of the local organization committee of IEEJ AVLSIWS'04, the TPC co-Chair of IEEE APCCAS'08, ICICS'09 and PRIMEAsia'11. He is currently TPC of ISSCC, A-SSCC, RFIT, VLSI-DAT, and Editorial Board member of Journal AICSP.



Rui P. Martins (M'88-SM'99-F'08) born in April 30, 1957, received the Bachelor (5-years), the Masters, and the Ph.D. degrees, as well as the Habilitation for Full-Professor in electrical engineering and computers from the Department of Electrical and Computer Engineering, Instituto Superior Técnico (IST), TU of Lisbon, Portugal, in 1980, 1985, 1992 and 2001, respectively. He has been with the Department of Electrical and Computer Engineering (DECE) / IST, TU of Lisbon, since October 1980.

Since 1992, he has been on leave from IST, TU of Lisbon (now University of Lisbon since 2013), and is also with the Department of Electrical and Computer Engineering, Faculty of Science and Technology (FST), University of Macau (UM), Macao, China, where he is currently a Chair-Professor since August 2013. In FST he was the Dean of the Faculty from 1994 to 1997 and he has been Vice-Rector of the University of Macau since 1997. From September 2008, after the reform of the UM Charter, he was nominated after open international recruitment, and reappointed (in 2013), as Vice-Rector (Research) until August 31, 2018. Within the scope of his teaching and research activities he has taught 21 bachelor and master courses and has supervised (or co-supervised) 35 theses, Ph.D. (15) and Masters (20). He has co-authored: 5 books and 4 book chapters (refereed); 9 US Patents; 291 refereed papers, in scientific journals (70) and in conference proceedings (221); as well as other 47 academic works, in a total of 356 publications. He was a co-founder of Chipidea Microelectronics (Macao) [now Synopsys] in 2001/2002, and created in 2003 the Analog and Mixed-Signal VLSI Research Laboratory of University of Macau, elevated in January 2011 to State Key Laboratory of China (the 1st in Engineering in Macao), being its Founding Director.

Prof. Rui Martins is an IEEE Fellow, was the Founding Chairman of IEEE Macau Section (2003-2005), and IEEE Macau Joint-Chapter on Circuits And Systems (CAS) / Communications (COM) (2005-2008) [2009 World Chapter of the Year of the IEEE CASS]. He was the General Chair of 2008 IEEE Asia-Pacific Conference on Circuits And Systems - APCCAS'2008, and was the Vice-President for the Region 10 (Asia, Australia, the Pacific) of IEEE CAS Society (2009-2011). Since then, he was Vice-President (World) Regional Activities and Membership of IEEE CAS Society (2012-2013), and Associate Editor of IEEE Transactions on Circuits and Systems II: Express Briefs (2010-2013), nominated Best Associate Editor of T-CAS II for 2012 to 2013. Plus, he has been a member of the IEEE CASS Fellow Evaluation Committee (Classes of 2013 and 2014), and he is the CAS Society representative in the Nominating Committee, for the election in 2014, of the Division I (CASS/EDS/SSCS) - Director of the IEEE. He was the recipient of 2 government decorations: the Medal of Professional Merit from Macao Government (Portuguese Administration) in 1999, and the Honorary Title of Value from Macao SAR Government (Chinese Administration) in 2001. In July 2010 was elected, unanimously, as Corresponding Member of the Portuguese Academy of Sciences (in Lisbon), being the only Portuguese Academician living in Asia.