{"id":1046,"date":"2020-07-13T11:33:18","date_gmt":"2020-07-13T03:33:18","guid":{"rendered":"https:\/\/www.fst.um.edu.mo\/personal\/?page_id=1046"},"modified":"2021-07-16T17:06:46","modified_gmt":"2021-07-16T09:06:46","slug":"terryssw","status":"publish","type":"page","link":"https:\/\/www.fst.um.edu.mo\/personal\/terryssw\/","title":{"rendered":"Sai Weng SIN"},"content":{"rendered":"\t\t<div data-elementor-type=\"wp-page\" data-elementor-id=\"1046\" class=\"elementor elementor-1046\" data-elementor-post-type=\"page\">\n\t\t\t\t\t\t<section data-particle_enable=\"false\" data-particle-mobile-disabled=\"false\" class=\"elementor-section elementor-top-section elementor-element elementor-element-715a5d1 elementor-section-boxed elementor-section-height-default elementor-section-height-default\" data-id=\"715a5d1\" data-element_type=\"section\">\n\t\t\t\t\t\t<div class=\"elementor-container elementor-column-gap-default\">\n\t\t\t\t\t<div class=\"elementor-column elementor-col-100 elementor-top-column elementor-element elementor-element-b648633\" data-id=\"b648633\" data-element_type=\"column\">\n\t\t\t<div class=\"elementor-widget-wrap elementor-element-populated\">\n\t\t\t\t\t\t<div class=\"elementor-element elementor-element-8aa8389 elementor-widget elementor-widget-text-editor\" data-id=\"8aa8389\" data-element_type=\"widget\" data-widget_type=\"text-editor.default\">\n\t\t\t\t<div class=\"elementor-widget-container\">\n\t\t\t\t\t\t\t\t\t<table width=\"100%\" cellspacing=\"0\" cellpadding=\"3\">\n<tbody>\n<tr>\n<td class=\"staffphoto\" style=\"border-style: none;\" valign=\"top\"><img decoding=\"async\" src=\"\/image\/staff-photo\/fstsws.jpg\"><\/td>\n<td style=\"border-style: none;\" valign=\"BOTTOM\"><span class=\"staffname\">Sai Weng SIN, Terry<\/span><span class=\"staffchinesename\">\u51bc\u4e16\u69ae<\/span><br>\n<span class=\"stafftitle\">Associate Professor<br>\nAssociate Head of Department of Electrical and Computer Engineering (ECE)<\/span><\/td>\n<\/tr>\n<\/tbody>\n<\/table>\n<hr size=\"1\" width=\"100%\">\n<p><a name=\"acadqual\"><\/a><\/p>\n<h3>Academic Qualification<\/h3>\n<p><a name=\"acadqual\"><\/a><\/p>\n<ul>\n<li><strong>Ph.D. in Electrical and Electronics Engineering<\/strong>, Faculty of Science and Technology, University of Macau, China (2008)<\/li>\n<li><strong>M.Sc. in Electrical and Electronics Engineering<\/strong>, Faculty of Science and Technology, University of Macau, China (2003)<\/li>\n<li><strong>B.Sc. in Electrical and Electronics Engineering<\/strong>, Faculty of Science and Technology, University of Macau, China (2001)<\/li>\n<\/ul>\n<hr size=\"1\" width=\"100%\">\n<p><a name=\"experience\"><\/a><\/p>\n<h3>Professional Experience<\/h3>\n<p><a name=\"experience\"><\/a><\/p>\n<ul>\n<li><strong>Deputy Director (Academic), <\/strong>Institute of Microelectronics, University of Macau (2019 \u2013 present)<\/li>\n<li><strong>Associate Head, <\/strong>Dept. of ECE, FST, University of Macau (2016 \u2013 present)<\/li>\n<li><strong>Associate Professor<\/strong>, Dept. of ECE, FST, University of Macau (2015 \u2013 present)<\/li>\n<li><strong>Assistant Professor<\/strong>, Dept. of ECE, FST, University of Macau (2009 \u2013 2015)<\/li>\n<li><strong>Academic Coordinator, <\/strong>State-Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau (2014 \u2013 Present)<\/li>\n<li><strong>Coordinator, <\/strong>Data and Power Conversion (DP) Innovation Research Center, State-Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau (2017 \u2013 Present)<\/li>\n<li><strong>Coordinator, <\/strong>Data Conversion and Signal Processing (DCSP) Research Line, State-Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau (2007 \u2013 2017)<\/li>\n<li><strong>Co-Coordinator, <\/strong>Integrated Power Research Line, State-Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau (2007 \u2013 2017)<\/li>\n<li><strong>Post-Doctoral Fellow<\/strong>, Analog and Mixed-Signal VLSI Laboratory, Dept. of EEE, FST, University of Macau (2008 \u20132009)<\/li>\n<li><strong>Senior Research Assistant<\/strong>, Analog and Mixed-Signal VLSI Laboratory, Dept. of EEE, FST, University of Macau (2007 \u20132008)<\/li>\n<\/ul>\n<hr size=\"1\" width=\"100%\">\n<p><a name=\"teaching\"><\/a><\/p>\n<h3>Teaching Experience<\/h3>\n<h4>B.Sc. Courses<\/h4>\n<ol>\n<li>Analog Integrated Circuit Design (ELEC371)<\/li>\n<li>Signals and Systems (ECEN2000\/ECEB210\/ELEC261)<\/li>\n<li>System Design (ELEC437) \/ Graduation Project I (ECEN4000\/ECEB410)<\/li>\n<li>Project (ELEC402) \/ Graduation Project II (ECEN4001\/ECEB420)<\/li>\n<\/ol>\n<h4>M.Sc. Courses<\/h4>\n<ol>\n<li>Advanced Topics in Analog and Mixed-Signal Integrated Circuits (IMSE022\/ELCE722)<\/li>\n<li>Microelectronic Circuit Design (IMSE004)<\/li>\n<li>Microelectronic for Telecommunication and Signal Processing (ECEN7009\/IMSE011\/ELCE711)<\/li>\n<li>Introduction to Research (ECEN7001\/IMSE001\/ELCE701)<\/li>\n<li>Thesis (ECEN7999\/ELCE799)<\/li>\n<\/ol>\n<h4>Ph.D. Courses<\/h4>\n<ol>\n<li>Advanced Topics in Electrical and Computer Engineering (ECEN8001\/ELCE818)<\/li>\n<li>Microelectronics in Signal Processing and Communications (ELCE808)<\/li>\n<\/ol>\n<hr size=\"1\" width=\"100%\">\n<p><a name=\"research\"><\/a><\/p>\n<h3>Research<\/h3>\n<p><a name=\"research\"><\/a><\/p>\n<h4>Research Interests<\/h4>\n<ul>\n<li>High-Performance Data Converters<br>\n&#8211; Pipelined, SAR, Flash, Binary Search, etc\u2026<br>\n&#8211; Oversampling Data Converters<\/li>\n<li>Analog Integrated Circuits for Artificial Intelligence<\/li>\n<li>Power Management Integrate Circuits<\/li>\n<li>Analog and Mixed-Signal Integrated Circuits<\/li>\n<\/ul>\n<h4 class=\"H4\">Thesis Co-Supervision<\/h4>\n<table style=\"margin-left: 20px;\" border=\"0\" cellspacing=\"0\" cellpadding=\"5\" class=\"noborder_table\">\n<tbody>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"1\" type=\"1\">\n<li><strong>Present <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Xueru Cen<\/strong>, <strong><em>LDO-Free Power Management for Nyquist SAR ADCs \u2013 Power Supply Ripples Suppression Techniques<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"2\" type=\"1\">\n<li><strong>Present <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Haoyu Gong<\/strong>, <strong><em>LDO-Free Power Management for Delta-Sigma ADCs \u2013 Power Supply Ripples Suppression Techniques<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"3\" type=\"1\">\n<li><strong>Present <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Ran Zhang<\/strong>, <strong><em>Power Efficient Analog Machine Learning MAC Processor<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"4\" type=\"1\">\n<li><strong>Present <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Ke Li<\/strong>, <strong><em>Continuous-Time Pipeline Noise-Shaping SAR ADC<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"5\" type=\"1\">\n<li><strong>Present <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Chengzhe Liu<\/strong>, <strong><em>Advanced Techniques for CMOS Continuous-Time Delta-Sigma Modulators<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"6\" type=\"1\">\n<li><strong>Present <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Dongyang Jiang<\/strong>, <strong><em>Time-Interleaved Delta-Sigma Modulators with Digital Feedforward Extrapolation<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"7\" type=\"1\">\n<li><strong>2020 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Mingqiang Guo<\/strong>, <strong><em>Mismatch Calibration Techniques for Low-Power High-Speed Time-Interleaved ADC<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"8\" type=\"1\">\n<li><strong>2019 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Qi Liang<\/strong>, <strong><em>Low-Power Cascaded Delta-Sigma Modulator for <\/em><\/strong><strong><em>Wideband Telecommunication Applications<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"9\" type=\"1\">\n<li><strong>2019 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Biao Wang<\/strong>, <strong><em>Resolution Enhancement Techniques for Multi-Bit Incremental ADC<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"10\" type=\"1\">\n<li><strong>2018 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Xing Dezhi<\/strong>, <strong><em>Advanced Techniques in Analog to Digital Converters<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"11\" type=\"1\">\n<li><strong>2018 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Jianwei Liu<\/strong>, <strong><em>Design Techniques for Energy Efficient ADCs<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"12\" type=\"1\">\n<li><strong>2018 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Feng Da<\/strong>, <strong><em>Polyphase Decomposition of Sigma-Delta A\/D Converter<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"13\" type=\"1\">\n<li><strong>2017<\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Arshad Hussain<\/strong>, <strong><em>The Design of Passive Sigma-Delta ADC<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"14\" type=\"1\">\n<li><strong>2016 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Zhong Jianyu<\/strong>, <strong><em>Design of High-Speed, Power-efficient SAR-Type ADCs<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"15\" type=\"1\">\n<li><strong>2015 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Chi-Hang Chan<\/strong>, <strong><em>Design Techniques and Considerations in Low to Moderate to Low Resolution Power efficient GHz Range ADCs<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"16\" type=\"1\">\n<li><strong>2012 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>U-Fat Chio, Design Techniques for Low-Power High-Speed Analog-to-Digital Converters using Binary-Search and Subranging Schemes<\/strong><\/td>\n<\/tr>\n<\/tbody>\n<\/table>\n<p class=\"H4\" style=\"margin-left: 25px;\"><strong><em>Master Theses<\/em><\/strong><\/p>\n<table style=\"margin-left: 20px;\" border=\"0\" cellspacing=\"0\" cellpadding=\"5\" class=\"noborder_table\">\n<tbody>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"1\" type=\"1\">\n<li><strong>Present <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong><em>Qingyu Ma, High-Performance Time-Interleaved Delta-Sigma Converters<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"2\" type=\"1\">\n<li><strong>Present <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong><em>Shulin Zhao, High-Resolution Power Efficient Noise-Shaping SAR ADC<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"3\" type=\"1\">\n<li><strong>Present <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong><em>Cui Song, Digital Calibration Techniques for CMOS Pipelined Converters <\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"4\" type=\"1\">\n<li><strong>2020 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong><em>Haoyu Gong, Oversampling Data Converter with LDO-free Power Management System <\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"5\" type=\"1\">\n<li><strong>2020 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong><em>Hanyu Wang, LDO-Free Power Management System for Energy-Harvesting Data Acquisition Applications <\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"6\" type=\"1\">\n<li><strong>2019<\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong><em>Jixuan Li, On the study of Battery Management System for Fast and High Efficiency Charging <\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"7\" type=\"1\">\n<li><strong>2019<\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong><em>Hubert Liang, On the study of Programmable Continuous Time Sigma Delta Modulator for Implantable ECG Acquisition Circuit Application <\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"8\" type=\"1\">\n<li><strong>2018 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong><em>Jiaji Mao, Low Power Pipelined Analog-to-Digital Converter <\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"9\" type=\"1\">\n<li><strong>2017 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong><em>Qin Weiwei,<\/em><\/strong><strong><em> Quick and Cost-efficient Measurement Techniques for High-performance A\/D Converters&nbsp; <\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"10\" type=\"1\">\n<li><strong>2017<\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong><em>Yan Rongshen<\/em><\/strong><strong><em>, On the Study of Advanced CMOS Operational Amplifiers <\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"11\" type=\"1\">\n<li><strong>2016 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong><em>Li Wei, On the Study of Mixed Signal Interface Circuit for Inertial Navigation System <\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"12\" type=\"1\">\n<li><strong>2016<\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong><em>Ren Yuan, On the study of High DR Multi-Channel Stage-Shared Hybrid Front-End for Integrated Power Electronics Controller<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"13\" type=\"1\">\n<li><strong>2013 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong><em>Yun Du, High-Performance Continuous-Time Sigma-Delta Modulator&nbsp; <\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"14\" type=\"1\">\n<li><strong>2015 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Yuan Fei<\/strong>, <strong><em>A 10b Pipelined ADC with Nonlinear Digital Background Calibration &amp; 2.5b\/stage Opamp Sharing Architecture<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"15\" type=\"1\">\n<li><strong>2013 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Wenlan Wu<\/strong>, <strong><em>Monotonic Multi-Switching Method for <\/em><\/strong><br>\n<strong><em>Ultra-Low-Voltage Energy Efficient SAR ADCs&nbsp; <\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"16\" type=\"1\">\n<li><strong>2013 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Cheok-Teng Lei<\/strong>, <strong><em>Applying the Novel High Speed Robust Level Converter to a 12-bit Successive Approximation Analog-to-Digital Converters with Dual Supply Domain<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"17\" type=\"1\">\n<li><strong>2013 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Cai Chenyan<\/strong>, <strong><em>Low Power High Efficiency Excess-Loop-Delay Compensation Techniques in Continuous-Time Delta-Sigma Modulators<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"18\" type=\"1\">\n<li><strong>2012 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Jiang Yang<\/strong>, <strong><em>On the Study of Clock-Jitter Insensitive Circuit Techniques in Continuous-Time Sigma-Delta Modulators<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"19\" type=\"1\">\n<li><strong>2012<\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Peng Zhang, <\/strong><strong><em>\u65f6\u95f4\u4ea4\u7ec7\u578b\u6a21\u6570\u8f6c\u6362\u5668\u65f6\u949f\u504f\u5dee\u6821\u51c6\u6280\u672f\u7814\u7a76<\/em><\/strong><strong><em>(Joint-Supervision with Tsinghua University)<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"20\" type=\"1\">\n<li><strong>2012<\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Zhijie Chen, <\/strong><strong><em>\u5e94\u7528\u4e8e\u751f\u7269\u533b\u5b66\u9886\u57df\u7684\u03a3\u0394\u8c03\u5236\u5668\u4f4e\u529f\u8017\u7814\u7a76<\/em><\/strong><strong><em>(Joint-Supervision with Tsinghua University)<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"21\" type=\"1\">\n<li><strong>2012 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Rui Wang, <\/strong><strong><em>\u57fa\u4e8e\u6570\u5b57\u6821\u51c6\u7684\u6d41\u6c34\u7ebf\u9010\u6b21\u903c\u8fd1\u6a21\u6570\u8f6c\u6362\u5668\u7684\u82af\u7247\u5b9e\u73b0<\/em><\/strong><strong><em> (Joint-Supervision with Tsinghua University)<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"22\" type=\"1\">\n<li><strong>2011 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Guohe Yin, <\/strong><strong><em>\u6ee1\u8db3\u751f\u7269\u533b\u5b66\u4f4e\u529f\u8017\u9700\u6c42\u7684\u6a21\u6570\u8f6c\u6362\u5668\u8bbe\u8ba1\u6280\u672f\u7814\u7a76<\/em><\/strong><strong><em> (Joint-Supervision with Tsinghua University)<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"23\" type=\"1\">\n<li><strong>2011 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Chi-Hang Chan, <em>A Study on Comparator and Offset Calibration Techniques in High Speed Nyquist ADCs<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"24\" type=\"1\">\n<li><strong>2011 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Si-Seng Wong, <em>Design of Analog-to-Digital Converters with Binary Search Algorithm and Digital Calibration Techniques<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"25\" type=\"1\">\n<li><strong>2010 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Li Ding, <em>Comprehensive Digital Calibration Techniques For High Resolution ADCs<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"26\" type=\"1\">\n<li><strong>2010 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Kim-Fai Wong, <em>Speed Enhancement Techniques for Comparator-Based Switched-Capacitor Circuits<\/em><\/strong><\/td>\n<\/tr>\n<\/tbody>\n<\/table>\n<p class=\"H4\" style=\"margin-left: 25px;\"><strong><em>Bachelor Thesis<\/em> (16 Projects, 29 B.Sc students)<\/strong><\/p>\n<table style=\"margin-left: 20px;\" border=\"0\" width=\"0\" cellspacing=\"0\" cellpadding=\"5\" class=\"noborder_table\">\n<tbody>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"1\" type=\"1\">\n<li><strong>2018<\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Lo Kit Chon, Cheok Ka Hou, <em>A 10b 100MS\/s Pipeline Analog-to-Digital Converter<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"2\" type=\"1\">\n<li><strong>2017<\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Leong Hoi Chon, Lam Sao Son, <em>High Performance Pipelined Analog-to-Digital Converter<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"3\" type=\"1\">\n<li><strong>2017<\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Chu Meng Lok, <em>Low quiescent current power management<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"4\" type=\"1\">\n<li><strong>2016 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Wang Linxuan, Mao Xinwei, Cui Song, <em>Bandwidth mismatch calibration techniques for wideband time-interleaved pipelined analog-to-digital converters<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"5\" type=\"1\">\n<li><strong>2014 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Jiang Dongyang, Liang Junhao, <em>A 107 dB DR, 106dB SNDR Sigma-Delta ADC Using a Charge-Pump Integrator for Audio Application<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"6\" type=\"1\">\n<li><strong>2014 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Li Ji Xuan, Zeng Wen Liang, <em>Power Efficient and Fast Charger Techniques Applied for Battery Management System<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"7\" type=\"1\">\n<li><strong>2013 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Fong Tek Kei<\/strong><strong>, <\/strong><strong><em>A 103dB Dynamic Range, 106dB SNDR Sigma-Delta ADC for Audio Applications<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"8\" type=\"1\">\n<li><strong>2013 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Bai Ziwen<\/strong><strong>, <\/strong><strong><em>A Micropower Management System for Photovoltaic Cells with Maximum Output Power Control <\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"9\" type=\"1\">\n<li><strong>2012 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Zhou Tianxiang<\/strong><strong>, <\/strong><strong><em>A Multibit Dual-Feedback CT Sigma Delta Modulator with Lowpass Signal Transfer Function<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"10\" type=\"1\">\n<li><strong>2012 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Cheng Xiaojing<\/strong><strong>, <\/strong><strong>Ding Shixuan<\/strong><strong>, <\/strong><strong><em>Wideband Time-Interleaved Pipelined ADC using LMS Timing-Skew Calibration Engine for a 4G LTE Smartphone<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"11\" type=\"1\">\n<li><strong>2011 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Yan Pengyu<\/strong><strong>, <\/strong><strong>Chen Zhiyuan<\/strong><strong>, <\/strong><strong><em>A 13-bit 64 MS\/s Digital Enhanced Pipelined ADC for 4G LTE Application<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"12\" type=\"1\">\n<li><strong>2010 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Du Yun, He Tao, <em>A 65nm CMOS High-Speed Low-Power Continuous-Time Sigma-Delta Modulator with VCO-Based Quantizer for WiMAX Application<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"13\" type=\"1\">\n<li><strong>2009 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Jiang Yang, Yu Xiaofeng, Cai Chenyan, <em>A 65nm CMOS High-Speed Low-Power Continuous-Time Sigma-Delta Modulator For 3G WCDMA Receivers<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"14\" type=\"1\">\n<li><strong>2009<\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Fan Wa Pan, Chio Chan Keong, <em>A 1-V 12-bit 200-MS\/s Pipelined ADC with Digital Signal-Dependant Dithering Calibration for HDTV Video Analog Frond-End<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"15\" type=\"1\">\n<li><strong>2008 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Chon-Hei Lei<\/strong>, <strong><em>Background Digital Calibration for Full HD(High-Definition) Video Analog Front-End <\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"16\" type=\"1\">\n<li><strong>2008 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Sio Chan <\/strong><strong><em>and<\/em><\/strong><strong> Li Ding,<\/strong> <strong><em>Low-Power High-Speed Comparator-Based Pipeline ADC for Portable Wireless Devices <\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"17\" type=\"1\">\n<li><strong>2008 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Wai-Hou Chan and Li Xie<\/strong>, <strong><em>A 10-bit 60-MS\/s Asynchronous Charge-Sharing SAR ADC in 90-nm CMOS for Mobile TV Applications <\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"18\" type=\"1\">\n<li><strong>2008 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Yin-Sheng Zhao and Seng-Cheong Chao,<\/strong> <strong><em>Comparator-Based Multi-mode Sigma Delta Modulator for 3G Analog Front-End <\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"194\">\n<ol style=\"margin-top: 0px; margin-bottom: 0px;\" start=\"19\" type=\"1\">\n<li><strong>2008 <\/strong><\/li>\n<\/ol>\n<\/td>\n<td valign=\"top\"><strong>Po-Lap <\/strong><strong>Chan<\/strong><strong> and Ka-Cheong Lao, <\/strong><strong><em>Study of Low Drop-Out Regulators for Power Management in Portable Devices<\/em><\/strong><\/td>\n<\/tr>\n<\/tbody>\n<\/table>\n<h4 class=\"H4\">Funded Research Projects<\/h4>\n<ul>\n<li><strong>Principal Investigator for the funding proportion in ZUMRI<\/strong> \u201cResearch and Development of MaNSoC High-Performance Hardware Acceleration and Information Encryption Techniques \/ MaNSoC \u9ad8\u80fd\u6548\u786c\u4ef6\u52a0\u901f\u53ca\u4fe1\u606f\u5b89\u5168\u6280\u672f,\u201d funded by National Key Research and Development Program of China (\u56fd\u5bb6\u91cd\u70b9\u7814\u53d1\u8ba1\u5212), Ministry of Science and Technology, China, 2019 \u2013 2022.<\/li>\n<li><strong>Principal Investigator<\/strong>, \u201cStudy of Background Calibration Techniques of Split-Type Analog-to-Digital Converters with Nested and Parallel Split ADC Calibration,\u201d Multi-Year Research Grant, funded by Research Committee of University, 2019 \u2013 2021.<\/li>\n<li><strong>Principal Investigator<\/strong>, \u201cResearch of Power Efficient Wideband Oversampling Delta-Sigma Modulator ADCs,\u201d funded by Macau Science and Technology Development Fund, 2018 \u2013 2020.<\/li>\n<li><strong>Principal Investigator<\/strong>, \u201cMismatch- and Supply-Noise-Tolerant Design for Wideband Nyquist Analog-to-Digital Conversion Integrated Circuits,\u201d Multi-Year Research Grant, funded by Research Committee of University, 2018 \u2013 2020.<\/li>\n<li><strong>Member<\/strong>, \u201cResearch on mm-size Extremely Power-Constrained Implantable ECG System on Chip Design,\u201d Jointly-funded by Macau Science and Technology Development Fund &amp; National Science Foundation Committee, China (FDCT-NSFC), 2017 \u2013 2019.<\/li>\n<li><strong>Principal Investigator<\/strong>, \u201cHigh-Performance Wideband Data Conversion Interfaces for an Evolving Informative World,\u201d funded by Macau Science and Technology Development Fund &amp; Match-Fund from RC, UM, 2014 \u2013 2016.<\/li>\n<li><strong>Co-Principal Investigator<\/strong>, \u201cASIANS \u2013 Advances on Sensor Inertial Aided Navigation Systems,\u201d Multi-Year Research Grant, funded by Research Committee of University, 2012 \u2013 2015.<\/li>\n<li><strong>Principal Investigator<\/strong>, \u201cSupport in Establishment of State Key Laboratory of Analog and Mixed-Signal VLSI (Data Conversion and Signal Processing Research Line),\u201d funded by Macau Science and Technology Development Fund, 2011 \u2013 2013.<\/li>\n<li><strong>Principal Investigator<\/strong>, \u201cResearch and Development of Comprehensive Data Conversion Platforms in Nanometer CMOS Technology,\u201d funded by Macau Science and Technology Development Fund, 2010 \u2013 2012.<\/li>\n<li><strong>Principal Investigator<\/strong>, \u201cResearch and Development of Comprehensive Data Conversion Platforms in Nanometer CMOS Technology,\u201d Match-Fund, funded by Research Committee of University, 2010 \u2013 2012.<\/li>\n<li><strong>Co-Principal Investigator<\/strong>, \u201cIntegrated generalized PWM controller for DC-AC inverter,\u201d funded by Macau Science and Technology Development Fund, 2010 \u2013 2012.<\/li>\n<li><strong>Co-Principal Investigator<\/strong>, \u201cIntegrated generalized PWM controller for DC-AC inverter,\u201d Match-Fund, funded by Research Committee of University, 2010 \u2013 2012.<\/li>\n<li><strong>Co-Principal Investigator<\/strong>, \u201cHigh-Speed, High-Resolution, Low-Power Analog-to-Digital Conversion System with Emerging Scaled CMOS Technology,\u201d funded by Macau Science and Technology Development Fund, 2007 \u2013 2009.<\/li>\n<li><strong>Co-Principal Investigator<\/strong>, \u201cHigh-Speed, High-Resolution, Low-Power Analog-to-Digital Conversion System with Emerging Scaled CMOS Technology,\u201d Match-Fund, funded by Research Committee of University, 2007 \u2013 2009.<\/li>\n<\/ul>\n<h4 class=\"H4\">Industrial Engineering Projects<\/h4>\n<ul>\n<li>Advanced IC project developed in the area of Machine Learning ICs, in collaboration with Huawei, China.<\/li>\n<li>Advanced IC project developed in the area of low power ADC, in collaboration with AMicro, Zhuhai, China (MoST project).<\/li>\n<li>Advanced IC project developed in the area of high-speed Data Converters, in collaboration with Huawei, China.<\/li>\n<li>Advanced IC project developed in the area of high-performance DC-DC Converter, in collaboration with Allwinner, China.<\/li>\n<li>Advanced IC project developed in the area of high-performance Analog-to-Digital Converter, in collaboration with Hisilicon-Huawei, China.<\/li>\n<\/ul>\n<hr size=\"1\" width=\"100%\">\n<p><a name=\"services_external\"><\/a><\/p>\n<h3>Professional Services &#8211; External<\/h3>\n<table style=\"margin-left: 20px; width: 96.0507%;\" border=\"0\" cellspacing=\"0\" cellpadding=\"5\" class=\"noborder_table\">\n<tbody>\n<tr>\n<td style=\"width: 14.9789%;\"><strong>2020 \u2013 Present<\/strong><strong><br>\n<\/strong><\/td>\n<td style=\"width: 84.5992%;\"><strong>Associate Editor, IEEE Access<\/strong><\/td>\n<\/tr>\n<tr>\n<td style=\"width: 14.9789%;\"><strong>2020 \u2013 Present<\/strong><\/td>\n<td style=\"width: 84.5992%;\"><strong>Associate Editor, IEEE Transactions on Circuits and Systems II \u2013 Express Briefs<\/strong><\/td>\n<\/tr>\n<tr>\n<td style=\"width: 14.9789%;\"><strong>2020<\/strong><\/td>\n<td style=\"width: 84.5992%;\"><strong>External Reviewer, Research Grants Council (RGC) of Hong Kong.<\/strong><\/td>\n<\/tr>\n<tr>\n<td style=\"width: 14.9789%;\"><strong>2019 \u2013 Present<\/strong><\/td>\n<td style=\"width: 84.5992%;\"><strong>Board Member, <\/strong>PhD Board Committee, School of Microelectroincs, University of Pavia<\/td>\n<\/tr>\n<tr>\n<td style=\"width: 14.9789%;\"><strong>2019<\/strong><strong><br>\n<\/strong><\/td>\n<td style=\"width: 84.5992%;\"><strong>Treasurer (Local Organization Committee), <\/strong>The IEEE Asian Solid-State Circuits Conference (A-SSCC), Nov 2019, Macau<\/td>\n<\/tr>\n<tr>\n<td style=\"width: 14.9789%;\"><strong>2019<\/strong><\/td>\n<td style=\"width: 84.5992%;\"><strong>Judge, \u5168\u6fb3\u9752\u5c11\u5e74\u5275\u65b0\u6311\u6230\u8cfd<\/strong><\/td>\n<\/tr>\n<tr>\n<td style=\"width: 14.9789%;\" valign=\"top\" width=\"147\"><strong>2013 &#8211; Present<\/strong><\/td>\n<td style=\"width: 84.5992%;\" valign=\"top\"><strong>Technical Program Committee Member, <\/strong>The IEEE Asian Solid-State Circuits Conference (A-SSCC)<\/td>\n<\/tr>\n<tr>\n<td style=\"width: 14.9789%;\" valign=\"top\" width=\"147\"><strong>2013 &#8211; Present<\/strong><\/td>\n<td style=\"width: 84.5992%;\" valign=\"top\"><strong>Student Design Contest Committee Member, <\/strong>The IEEE Asian Solid-State Circuits Conference (A-SSCC)<\/td>\n<\/tr>\n<tr>\n<td style=\"width: 14.9789%;\" valign=\"top\" width=\"147\"><strong>2019<\/strong><\/td>\n<td style=\"width: 84.5992%;\" valign=\"top\"><strong>Chair of Award Committee, <\/strong>The IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)<\/td>\n<\/tr>\n<tr>\n<td style=\"width: 14.9789%;\" valign=\"top\" width=\"147\"><strong>2018 &#8211; Present<\/strong><\/td>\n<td style=\"width: 84.5992%;\" valign=\"top\"><strong>Chair of Analog Mixed-Signal IC TPC Sub-Committee, <\/strong>The IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)<\/td>\n<\/tr>\n<tr>\n<td style=\"width: 14.9789%;\"><strong>2017 &#8211; Present<\/strong><strong><br>\n<\/strong><\/td>\n<td style=\"width: 84.5992%;\"><strong>RCM Review Committee Member,<\/strong> The IEEE International Symposium on Circuits and Systems (ISCAS)<\/td>\n<\/tr>\n<tr>\n<td style=\"width: 14.9789%;\" valign=\"top\" width=\"147\"><strong>2016 <\/strong><\/td>\n<td style=\"width: 84.5992%;\" valign=\"top\"><strong>Publication Chair, <\/strong>The IEEE Asian South Pacific Design Automation Conference (ASPDAC)<\/td>\n<\/tr>\n<tr>\n<td style=\"width: 14.9789%;\" valign=\"top\" width=\"147\"><strong>2015<\/strong><\/td>\n<td style=\"width: 84.5992%;\" valign=\"top\"><strong>Review Track Chair, <\/strong>The IEEE TENCON Conference<\/td>\n<\/tr>\n<tr>\n<td style=\"width: 14.9789%;\" valign=\"top\" width=\"147\"><strong>2015<\/strong><\/td>\n<td style=\"width: 84.5992%;\" valign=\"top\"><strong>Technical Program Committee Member, <\/strong>The IEEE VLSI-SoC Conference<\/td>\n<\/tr>\n<tr>\n<td style=\"width: 14.9789%;\" valign=\"top\" width=\"147\"><strong>2015<\/strong><\/td>\n<td style=\"width: 84.5992%;\" valign=\"top\"><strong>Technical Program Committee Member, <\/strong>The IEEE International Wireless Symposium Conference<\/td>\n<\/tr>\n<tr>\n<td style=\"width: 14.9789%;\" valign=\"top\" width=\"147\"><strong>2015<\/strong><\/td>\n<td style=\"width: 84.5992%;\" valign=\"top\"><strong>Technical Program Committee Member, <\/strong>The IEEE ASICON Conference<\/td>\n<\/tr>\n<tr>\n<td style=\"width: 14.9789%;\" valign=\"top\" width=\"147\"><strong>2011 &#8211; 2012<\/strong><\/td>\n<td style=\"width: 84.5992%;\" valign=\"top\"><strong>Technical Program Committee Member, <\/strong>The IEEE Radio Frequency Integration Technology Conference (RFIT)<\/td>\n<\/tr>\n<tr>\n<td style=\"width: 14.9789%;\" valign=\"top\" width=\"147\"><strong>2012 <\/strong><\/td>\n<td style=\"width: 84.5992%;\" valign=\"top\"><strong>Ph.D Defense Examination Committee Member (External), <\/strong>The New University of Lisbon, Lisboa, Portugal<\/td>\n<\/tr>\n<tr>\n<td style=\"width: 14.9789%;\" valign=\"top\" width=\"147\"><strong>2011 <\/strong><\/td>\n<td style=\"width: 84.5992%;\" valign=\"top\"><strong>Technical Program Committee Member, <\/strong>The IEEE Sensors 2011 Conference<\/td>\n<\/tr>\n<tr>\n<td style=\"width: 14.9789%;\" valign=\"top\" width=\"147\"><strong>2009 \u2013 2016<\/strong><\/td>\n<td style=\"width: 84.5992%;\" valign=\"top\"><strong>Secretary, <\/strong>IEEE Solid-State Circuit Society (SSCS) Macau Chapter (<u>with 2012 IEEE SSCS Outstanding Chapter Award<\/u>).<\/td>\n<\/tr>\n<tr>\n<td style=\"width: 14.9789%;\" valign=\"top\" width=\"147\"><strong>2009 &#8211; 2016<\/strong><\/td>\n<td style=\"width: 84.5992%;\" valign=\"top\"><strong>Treasurer\/Secretary, <\/strong>IEEE Macau CAS\/COM Joint Chapter (<u>with 2009 IEEE CAS Chapter of the Year Award).<\/u><\/td>\n<\/tr>\n<tr>\n<td style=\"width: 14.9789%;\" valign=\"top\" width=\"147\"><strong>2009 <\/strong><\/td>\n<td style=\"width: 84.5992%;\" valign=\"top\"><strong>Review Committee Member (RCM), <\/strong>The 2009 Asia Pacific Conference on Postgraduate Research in Microelectronics &amp; Electronics (PrimeAsia)<\/td>\n<\/tr>\n<tr>\n<td style=\"width: 14.9789%;\" valign=\"top\" width=\"147\"><strong>Dec 2008<\/strong><\/td>\n<td style=\"width: 84.5992%;\" valign=\"top\"><strong>Special-Session Co-Chair &amp; Local Organization Member, <\/strong>IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), 2008, Macau, China.<\/td>\n<\/tr>\n<tr>\n<td style=\"width: 14.9789%;\" valign=\"top\" width=\"147\"><strong>Jul 2008<\/strong><\/td>\n<td style=\"width: 84.5992%;\" valign=\"top\"><strong>Referee Committee,<\/strong> 2008 Macau\u2019s High-School Student Funny Science Competition, Macau, China<\/td>\n<\/tr>\n<tr>\n<td style=\"width: 14.9789%;\" valign=\"top\" width=\"147\"><strong>Jul 2006 <\/strong><\/td>\n<td style=\"width: 84.5992%;\" valign=\"top\"><strong>Technical Session Chair, <\/strong>the Regional Inter-University Postgraduate Electrical and Electronic Engineering Conference (RIUPEEEC), 2006, Macau, China<\/td>\n<\/tr>\n<tr>\n<td style=\"width: 14.9789%;\" valign=\"top\" width=\"147\"><strong>Dec 2004 <\/strong><\/td>\n<td style=\"width: 84.5992%;\" valign=\"top\"><strong>Financial Committee Co-Chair &amp; Technical Session Co-Chair<\/strong>, 2004 IEEE\/IEEJ (7th) International Analog VLSI Workshop, Macau, China<\/td>\n<\/tr>\n<\/tbody>\n<\/table>\n<hr size=\"1\" width=\"100%\">\n<p><a name=\"services_internal\"><\/a><\/p>\n<h3>Professional Services &#8211; Internal<\/h3>\n<table style=\"margin-left: 20px; width: 96.0507%;\" border=\"0\" cellspacing=\"0\" cellpadding=\"5\" class=\"noborder_table\">\n<tbody>\n<tr>\n<td style=\"width: 21.519%;\" valign=\"top\" width=\"146\"><strong>Aug 2019 \u2013 Present<\/strong><\/td>\n<td style=\"width: 78.0591%;\" valign=\"top\"><strong>Chair<\/strong>, <strong>Pedagogic Committee<\/strong>, Institute of Microelectronics, University of Macau<\/td>\n<\/tr>\n<tr>\n<td style=\"width: 21.519%;\" valign=\"top\" width=\"146\"><strong>Jan 2019 \u2013 Present<\/strong><\/td>\n<td style=\"width: 78.0591%;\" valign=\"top\"><strong>Chair<\/strong>, <strong>Education Committee<\/strong>, Institute of Microelectronics, University of Macau<\/td>\n<\/tr>\n<tr>\n<td style=\"width: 21.519%;\" valign=\"top\" width=\"146\"><strong>Jul 2017 \u2013 Present<\/strong><\/td>\n<td style=\"width: 78.0591%;\" valign=\"top\"><strong>Coordinator<\/strong>, <strong>Data and Power Conversion (DP) Research Centre<\/strong>, State-Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau<\/td>\n<\/tr>\n<tr>\n<td style=\"width: 21.519%;\" valign=\"top\" width=\"146\"><strong>2017 Dec<\/strong><\/td>\n<td style=\"width: 78.0591%;\" valign=\"top\"><strong>Chair,<\/strong><strong> Academic Promotion Ad-hoc Committee, <\/strong>AMSV, University of Macau<\/td>\n<\/tr>\n<tr>\n<td style=\"width: 21.519%;\" valign=\"top\" width=\"146\"><strong>2017 Nov<\/strong><\/td>\n<td style=\"width: 78.0591%;\" valign=\"top\"><strong>Member, Panel of ECE Principals\u2019 Recommended Admission, <\/strong>ECE,FST, University of Macau<\/td>\n<\/tr>\n<tr>\n<td style=\"width: 21.519%;\" valign=\"top\" width=\"146\"><strong>2016 Sept &#8211; Present<\/strong><\/td>\n<td style=\"width: 78.0591%;\" valign=\"top\"><strong>Academic-in-charge of UM-Temple 3+2 program, <\/strong>ECE,FST, University of Macau<\/td>\n<\/tr>\n<tr>\n<td style=\"width: 21.519%;\" valign=\"top\" width=\"146\"><strong>2017 Dec &#8211; Present<\/strong><\/td>\n<td style=\"width: 78.0591%;\" valign=\"top\"><strong>Vice-Coordinator of UM-IST 3+2 program, <\/strong>ECE,FST, University of Macau<\/td>\n<\/tr>\n<tr>\n<td style=\"width: 21.519%;\" valign=\"top\" width=\"146\"><strong>2016 Jan &#8211; Present<\/strong><\/td>\n<td style=\"width: 78.0591%;\" valign=\"top\"><strong>Coordinator of UM UG Reform \u2013 ECE program, <\/strong>ECE,FST, University of Macau<\/td>\n<\/tr>\n<tr>\n<td style=\"width: 21.519%;\" valign=\"top\" width=\"146\"><strong>2012 Sept &#8211; Present<\/strong><\/td>\n<td style=\"width: 78.0591%;\" valign=\"top\"><strong>Chair,<\/strong><strong> Program Revision Committee, <\/strong>ECE,FST, University of Macau<\/td>\n<\/tr>\n<tr>\n<td style=\"width: 21.519%;\" valign=\"top\" width=\"146\"><strong>2012 &#8211; Present<\/strong><\/td>\n<td style=\"width: 78.0591%;\" valign=\"top\"><strong>Member, Department Executive Committee<\/strong>ECE,FST, University of Macau<\/td>\n<\/tr>\n<tr>\n<td style=\"width: 21.519%;\" valign=\"top\" width=\"146\"><strong>2012 Sept \u2013 2013 Aug<\/strong><\/td>\n<td style=\"width: 78.0591%;\" valign=\"top\"><strong>Member,<\/strong><strong> Program Accreditation Committee, <\/strong>ECE,FST, University of Macau<\/td>\n<\/tr>\n<tr>\n<td style=\"width: 21.519%;\" valign=\"top\" width=\"146\"><strong>Sep 2007 \u2013 Jul 2017<\/strong><\/td>\n<td style=\"width: 78.0591%;\" valign=\"top\"><strong>Coordinator<\/strong>, <strong>Data Conversion and Signal Processing (DCSP) Research Line<\/strong>, State-Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau<\/td>\n<\/tr>\n<tr>\n<td style=\"width: 21.519%;\" valign=\"top\" width=\"146\"><strong>Sep 2007 \u2013 Jul 2017<\/strong><\/td>\n<td style=\"width: 78.0591%;\" valign=\"top\"><strong>Co-Coordinator<\/strong>, <strong>Integrated Power Research Line<\/strong>, State-Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau<\/td>\n<\/tr>\n<tr>\n<td style=\"width: 21.519%;\" valign=\"top\" width=\"146\"><strong>2011 \u2013 2012 Aug<\/strong><\/td>\n<td style=\"width: 78.0591%;\" valign=\"top\"><strong>Member of Board of Examiner, ECE, FST, University of Macau<\/strong><\/td>\n<\/tr>\n<tr>\n<td style=\"width: 21.519%;\" valign=\"top\" width=\"146\"><strong>2010 &#8211; Present<\/strong><\/td>\n<td style=\"width: 78.0591%;\" valign=\"top\"><strong>PhD Thesis Proposal Assessment Committee Member, FST, University of Macau<\/strong><\/td>\n<\/tr>\n<tr>\n<td style=\"width: 21.519%;\" valign=\"top\" width=\"146\"><strong>2010 &#8211; Present<\/strong><\/td>\n<td style=\"width: 78.0591%;\" valign=\"top\"><strong>PhD Qualifying Examination Committee Member, FST, University of Macau<\/strong><\/td>\n<\/tr>\n<tr>\n<td style=\"width: 21.519%;\" valign=\"top\" width=\"146\"><strong>2009 &#8211; 2010<\/strong><\/td>\n<td style=\"width: 78.0591%;\" valign=\"top\"><strong>Member of Establishment Task Force, State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau<\/strong><\/td>\n<\/tr>\n<tr>\n<td style=\"width: 21.519%;\" valign=\"top\" width=\"146\"><strong>2009 &#8211; 2011<\/strong><\/td>\n<td style=\"width: 78.0591%;\" valign=\"top\"><strong>Mentor, FST, University of Macau<\/strong><\/td>\n<\/tr>\n<tr>\n<td style=\"width: 21.519%;\" valign=\"top\" width=\"146\"><strong>2009 &#8211; Present<\/strong><\/td>\n<td style=\"width: 78.0591%;\" valign=\"top\"><strong>Member of Academic Council, FST, University of Macau.<\/strong><\/td>\n<\/tr>\n<\/tbody>\n<\/table>\n<hr size=\"1\" width=\"100%\">\n<p><a name=\"review\"><\/a><\/p>\n<h3>Professional Review Services<\/h3>\n<ul>\n<li>Journal\n<ul>\n<li>IEEE Access<\/li>\n<li>IEEE Journal of Solid-State Circuits<\/li>\n<li>IEEE Transactions on Circuits and Systems I \u2013 Regular Papers<\/li>\n<li>IEEE Transactions on Circuits and Systems II \u2013 Express Briefs<\/li>\n<li>IEEE Transactions on VLSI Systems<\/li>\n<li>IEEE Transactions on Instrumentation and Measurement<\/li>\n<li>Journal of Circuits, Systems and Computers<\/li>\n<li>International Journal of Circuit Theory and Applications<\/li>\n<\/ul>\n<\/li>\n<li>Conferences\n<ul>\n<li>IEEE International Symposium on Circuits and Systems (ISCAS)<\/li>\n<li>IEEE Biomedical Circuits and Systems Conference (BIOCAS)<\/li>\n<li>IEEE Conference on Postgraduate Research in Microelectronics &amp; Electronics (PRIME)<\/li>\n<li>IEEE Conference on Asia-Pacific Conference on Postgraduate Research in Microelectronics &amp; Electronics (PrimeAsia)<\/li>\n<\/ul>\n<\/li>\n<\/ul>\n<hr size=\"1\" width=\"100%\">\n<p><a name=\"honors\"><\/a><\/p>\n<h3>Honors and Awards<\/h3>\n<p><a name=\"honors\"><\/a><\/p>\n<table style=\"margin-left: 20px;\" border=\"0\" cellspacing=\"0\" cellpadding=\"5\" class=\"noborder_table\">\n<tbody>\n<tr>\n<td><strong>2020<\/strong><strong><br>\n<\/strong><\/td>\n<td><strong>Co-recipient of Second Class, Macau Scientific and Technological Invention Award&nbsp; \u6fb3\u9580\u79d1\u5b78\u6280\u8853\u767c\u660e\u734e\u4e8c\u7b49\u734e<\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"147\"><strong>2018<\/strong><\/td>\n<td valign=\"top\"><strong>Awardee of Incentive Award Scheme for Outstanding Academic Staff 2017\/2018, University of Macau<\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"147\"><strong>2016<\/strong><\/td>\n<td valign=\"top\"><strong>Co-recipient of Third Class, Macau Scientific and Technological Invention Award&nbsp; <\/strong><strong>\u6fb3\u9580<\/strong><strong>\u79d1\u5b78\u6280\u8853\u767c\u660e\u734e\u4e09\u7b49\u734e<\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"147\"><strong>2014<\/strong><\/td>\n<td valign=\"top\"><strong>Co-recipient of Second Class, Macau Scientific and Technological Invention Award&nbsp; <\/strong><strong>\u6fb3\u9580<\/strong><strong>\u79d1\u5b78\u6280\u8853\u767c\u660e\u734e\u4e8c\u7b49\u734e<\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"147\"><strong>2012<\/strong><\/td>\n<td valign=\"top\"><strong>Co-recipient of Second Class, Macau Scientific and Technological Invention Award&nbsp; <\/strong><strong>\u6fb3\u9580<\/strong><strong>\u79d1\u5b78\u6280\u8853\u767c\u660e\u734e\u4e8c\u7b49\u734e<\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"147\"><strong>2012<\/strong><\/td>\n<td valign=\"top\"><strong>Co-recipient of Macau Scientific and Technological Special Award&nbsp; <\/strong><strong>\u6fb3\u9580<\/strong><strong>\u79d1\u5b78\u6280\u8853\u7279\u5225\u734e\u52f5<\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"147\"><strong>2011<\/strong><\/td>\n<td valign=\"top\"><strong>(First-time in Macau) <\/strong><strong>Co-recipient of <\/strong><strong>Second Class, State Scientific and Technological Progress Award&nbsp; (<\/strong><strong>\u6fb3\u9580\u9996\u7372<\/strong><strong>)<\/strong><strong>\u570b\u5bb6\u79d1\u5b78\u6280\u8853\u9032\u6b65\u734e\u4e8c\u7b49\u734e<\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"147\"><strong>Nov 2008<\/strong><\/td>\n<td valign=\"top\"><strong>Chipidea Microelectronics Prize \u2013 Postgraduate Level<\/strong><strong><em>, <\/em><\/strong>for the outstanding academic and research achievement in Microelectronics.(organized by University of Macau)<\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"147\"><strong>Jul 2006 <\/strong><\/td>\n<td valign=\"top\"><strong>Paper with Certificate of Merit<\/strong>, <em>Regional Inter-University Post-graduate Electrical and Electronic Engineering Conference<\/em> \u2013 <em>IEEE RIUPEEEC&#8217;2006.<\/em><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"147\"><strong>May 2005<\/strong><\/td>\n<td valign=\"top\"><strong>Student Paper Contest Award,<\/strong> <em>International Symposium on Circuits and Systems (ISCAS\u20192005)<\/em>:<\/td>\n<\/tr>\n<\/tbody>\n<\/table>\n<hr size=\"1\" width=\"100%\">\n<p><a name=\"studenthonors\"><\/a><\/p>\n<h3>Student Honors and Awards under Advisory<\/h3>\n<table style=\"margin-left: 20px;\" border=\"0\" cellspacing=\"0\" cellpadding=\"5\" class=\"noborder_table\">\n<tbody>\n<tr>\n<td valign=\"top\"><strong>Nov 2019<\/strong><strong><br>\n<\/strong><\/td>\n<td><strong>Best Paper Award, IEEE International Conference on Integrated Circuits, Technologies and Applications<br>\n<\/strong>Ji-Xuan Li, Sai-Weng Sin, U-Fat Chio, Ya-Jie Wu, Chi-Seng Lam, Rui Paulo Martins, \u201cDigital Battery Management Unit with Built-In Resistance Compensation and Accidental Mutation Protection for Fast and Accurate Charging\u201d<strong><br>\n<\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\"><strong>Oct 2019<\/strong><\/td>\n<td><strong>Best Student Paper Award, IEEE International Conference on ASIC (ASICON)<br>\n<\/strong>Liang Qi, Sai-Weng Sin, Rui Paulo Martins, \u201cMultibit Sturdy MASH \u0394\u03a3 Modulator with Error-shaped Segmented DACs for Wideband Low-power Applications\u201d<strong><br>\n<\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\"><strong>Feb 2019<\/strong><\/td>\n<td><strong>IEEE SSCS Travel Grant Award in 2019 ISSCC Student Research Preview, by PhD student Mingqiang Guo<\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"147\"><strong>Jun 2017<\/strong><\/td>\n<td valign=\"top\"><strong>IEEE CASS Scholarship, 2017 IEEE P<\/strong><strong>RIME Conference<\/strong><br>\nMingqiang Guo, Sai-Weng Sin, Seng-Pan U, R.P.Martins, \u201cSplit-based time-interleaved ADC with digital background timing-skew calibration,\u201d <strong>in <em>IEEE Ph.D Research in Micro-electronics &amp; Electronics (PRIME)<\/em>, Jun 2017.<\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"147\"><strong>Oct 2016<\/strong><\/td>\n<td valign=\"top\">1 students win <strong>2016 Postgraduate Science and Technology Research and Development Award (FDCT)<\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"147\"><strong>Jun 2016<\/strong><\/td>\n<td valign=\"top\"><strong>Silver Leaf Certificate, 2016 IEEE P<\/strong><strong>RIME Conference<\/strong><br>\nBiao Wang, Sai-Weng Sin, Seng-Pan U, R.P.Martins, \u201cA high resolution multi-bit incremental converter insensitive to DAC mismatch error,\u201d <strong>in <em>IEEE Ph.D Research in Micro-electronics &amp; Electronics (PRIME)<\/em>, Jun 2016.<\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"147\"><strong>Feb 2015<\/strong><\/td>\n<td valign=\"top\">1 student win <strong>2015 IEEE SSCS Pre-Doctoral Achievement Award<\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"147\"><strong>Oct 2014<\/strong><\/td>\n<td valign=\"top\">2 students win <strong>2016 Postgraduate Science and Technology Research and Development Award (FDCT)<\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"147\"><strong>Nov 2012<\/strong><\/td>\n<td valign=\"top\">4 students win <strong>2012 Postgraduate Science and Technology Research and Development Award (FDCT)<\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"147\"><strong>Jun 2012<\/strong><\/td>\n<td valign=\"top\"><strong><em>2012 Best Master Thesis Award in Tsinghua University<\/em><\/strong><br>\nBy Guohe Yin, <em>\u6ee1\u8db3\u751f\u7269\u533b\u5b66\u4f4e\u529f\u8017\u9700\u6c42\u7684\u6a21\u6570\u8f6c\u6362\u5668\u8bbe\u8ba1\u6280\u672f\u7814\u7a76<\/em><em> (Joint-Supervision with Tsinghua University)<\/em><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"147\"><strong>Jun 2012<\/strong><\/td>\n<td valign=\"top\"><strong>Travel Grant Award, 2012 IEEE Symposium on VLSI Circuits, Hawaii<\/strong><br>\nPaper: Chi-Hang Chan, Yan Zhu, Sai-Weng Sin, Seng-Pan U, and R. P. Martins, \u201cA 3.8mW 8b 1GS\/s 2b\/cycle Interleaving SAR ADC with Compact DAC Structure\u201d<\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"147\"><strong>Nov 2011<\/strong><\/td>\n<td valign=\"top\"><strong>Student Design Contest Award, IEEE 2011 Asian Solid-State Circuits Conference (A-SSCC)<\/strong><br>\nPaper: Yan Zhu, Chi-Hang Chan, Sai-Weng Sin, Seng-Pan U, R.P.Martins, Franco Maloberti, \u201cA 35 fJ 10b 160 MS\/s Pipelined-SAR ADC with Decoupled Flip-Around MDAC and Self-Embedded Offset Cancellation\u201d<\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"147\"><strong>Feb 2011<\/strong><\/td>\n<td valign=\"top\"><strong>Silk Road Paper Award, IEEE 2011 Internal Solid-State Circuits Conference (ISSCC)<\/strong><br>\nPaper: He-Gong Wei, Chi-Hang Chan, U-Fat Chio, <u>Sai-Weng Sin<\/u>, Seng-Pan U, R. P. Martins and F. Maloberti, \u201cA 0.024mm2 8-bit 400 MS\/s SAR ADC with 2-bit per Cycle and Resistive DAC in 65 nm CMOS\u201d<\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"147\"><strong>Jun 2012<\/strong><\/td>\n<td valign=\"top\"><strong>2nd Runner-up<\/strong>for the Final Year Project Supervised: Zhao Tianxiang, \u201cA Multibit Dual-Feedback CT Sigma Delta Modulator with Lowpass Signal Transfer Function,\u201d <strong><em>2012 IEEE Project Competition, Macau<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"147\"><strong>Nov 2009<\/strong><\/td>\n<td valign=\"top\"><strong>Third Prize<\/strong>for the Final Year Project Supervised: Jiang Yang, Yu Xiaofeng, Cai Chenyan, \u201cA 65nm CMOS High-Speed Low-Power Continuous-Time Sigma-Delta Modulator For 3G WCDMA Receivers,\u201d <strong><em>\u201cChallenge Cup\u201d National Intervarsity Science and Technology Competition, China<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"147\"><strong>Sep 2009<\/strong><\/td>\n<td valign=\"top\"><strong>Bronze Leaf Certificate<\/strong><strong>,<\/strong><strong> 2009 IEEE PrimeAsia Conference<\/strong><br>\nU-Fat Chio, Hou-Lon Choi, Chi-Hang Chan, Si-Seng Wong, <u>Sai-Weng Sin<\/u>, Seng-Pan U, R. P. Martins, \u201cComparator-Based Successive Folding ADC,\u201d <strong><em>IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia)<\/em><\/strong>, pp. 117-120, Nov. 2009.<\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"147\"><strong>Sep 2009<\/strong><\/td>\n<td valign=\"top\"><strong>Champion<\/strong>for the Final Year Project Supervised: Jiang Yang, Yu Xiaofeng, Cai Chenyan, \u201cA 65nm CMOS High-Speed Low-Power Continuous-Time Sigma-Delta Modulator For 3G WCDMA Receivers,\u201d <strong><em>2009 IEEE Project Competitions, Macau<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"147\"><strong>Sep 2008<\/strong><\/td>\n<td valign=\"top\"><strong>Champion<\/strong>for the Final Year Project Supervised: Li Ding, Sio Chan, \u201cA Pseudo-Differential Comparator-Based Pipelined ADC,\u201d <strong><em>2008 IEEE Project Competitions, Macau<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"147\"><strong>Sep 2008<\/strong><\/td>\n<td valign=\"top\"><strong>1st Runner-Up<\/strong>for the Final Year Project Supervised: <strong><em>Lei Chon Hei<\/em><\/strong>, \u201cA Pseudo-Differential Comparator-Based Pipelined ADC,\u201d <strong><em>2008 IEEE Project Competitions, Macau<\/em><\/strong><\/td>\n<\/tr>\n<tr>\n<td valign=\"top\" width=\"147\"><strong>Jun 2008<\/strong><\/td>\n<td valign=\"top\"><strong>1st Runner-up \u2013 Undergraduate Section <\/strong>for the Final Year Project Supervised: Li Ding, Sio Chan, \u201cA Pseudo-Differential Comparator-Based Pipelined ADC with Common Mode Feedforward Technique,\u201d <strong><em>IET Young Members Exhibition and Conference 2008<\/em>, organized by Young members Section, IET(HK), Hong Kong, China<\/strong><\/td>\n<\/tr>\n<\/tbody>\n<\/table>\n<hr size=\"1\" width=\"100%\">\n<p><a name=\"talks\"><\/a><\/p>\n<h3>Invited Talks<\/h3>\n<ol>\n<li>\u201cHigh-Performance CMOS Data and Power Converters\u201d Shanghai Jiaotung University, Shanghai, China, Oct 2020.<\/li>\n<li>\u201cThe Design Consideration of High-Performance Analog-to-Digital Converters\u201d Huawei Co., Shenzhen, China, Oct 2020.<\/li>\n<li>\u201cThe Design of Fast Transient Response Switched-Capacitor DC-DC Power Converter\u201d Workshop on IC Advances in China (ICAC) 2020&nbsp; (\u534e\u4eba\u82af\u7247\u8bbe\u8ba1\u6280\u672f\u7814\u8ba8\u4f1a) 2020 in Shanghai (Virtual Conference), Jun 2020.<\/li>\n<li>\u201cExponential Incremental Analog-to-Digital Converters \u2013 A Non-Order-Based Approach \u201d Workshop on IC Advances in China (ICAC) 2020&nbsp; (\u534e\u4eba\u82af\u7247\u8bbe\u8ba1\u6280\u672f\u7814\u8ba8\u4f1a) 2020 in Shanghai (Virtual Conference), Jun 2020.<\/li>\n<li>\u201cDesign Techniques for Nanometer CMOS Analog-to-Digital Converters\u201d Zhejiang University, Hangzhou, China, Dec 2019.<\/li>\n<li>\u201cThe Design of High Spectral Purity Wideband Data Converters\u201d University of Electronics, Science and Technology China, Chengdu, China, Nov 2019.<\/li>\n<li>\u201cFast Transient Response Switched-Capacitor DC-DC Power Converter\u201d Huawei Co., Shenzhen, China, Oct 2019.<\/li>\n<li>\u201cDesign Techniques for Nanometer CMOS Analog-to-Digital Converters\u201d Huazhong University of Science and Technology, Wuhan, China, Jul 2019.<\/li>\n<li>Opening Remark in Advanced IC Summer Course in Zhuhai, Jul 2019.<\/li>\n<li>\u201cThe Design of High Spectral Purity Data Converters \u2013 from High-Resolution Oversampling to Wideband Nyquist\u201d SKL Workshop, Dongguan, China, Apr 2019.<\/li>\n<li>\u201cThe Design of High Linearity Multi-bit Continuous-Time Sigma-Delta Modulator\u201d ICAC (\u534e\u4eba\u82af\u7247\u8bbe\u8ba1\u6280\u672f\u7814\u8ba8\u4f1a) Apr 2019.<\/li>\n<li>\u201cDesign Techniques for Nanometer CMOS Analog-to-Digital Converters\u201d \u7269\u806f\u7db2\u8207\u56fa\u614b\u96fb\u8def\u570b\u969b\u8ad6\u58c7, Hsingzhu, Taiwan, China, Nov 2018.<\/li>\n<li>\u201cDesign Techniques for Nanometer CMOS Analog-to-Digital Converters\u201d University of Electronics, Science and Technology, Chengdu, China, Sept 2018.<\/li>\n<li>\u201cDesign Techniques for Nanometer Data Converters,\u201d University of Porto, Porto, Portugal, Jun. 2016.<\/li>\n<li>\u201cEnergy Efficient SAR-Type ADCs, Part II \u2013 Practical Design Case Study,\u201d Tutorial Speaker, International Symposium on Integrated Circuits (ISIC), Singapore, Dec. 2014.<\/li>\n<li>&nbsp;\u201cDesign Techniques for Nanometer Data Converters,\u201d Invited Speaker, CMOSET 2014 Dec. Grenoble, France, Jul 2014.<\/li>\n<li>&nbsp;\u201cMacao Chip by Macao People&#8221; &#8211; Sharing Session on the First State Scientific and Technological Progress Award for Macao<strong>\u6fb3\u9580\u4eba<\/strong><strong>, <\/strong><strong>\u6fb3\u9580<\/strong><strong>\u201d<\/strong><strong>\u82af<\/strong><strong>\u201d \u2013 <\/strong><strong>\u6fb3\u9580\u9996\u7372\u570b\u5bb6\u79d1\u5b78\u6280\u8853\u9032\u6b65\u734e\u6210\u679c\u5206\u4eab<\/strong><strong>\u6703<\/strong><strong>, <\/strong>Feb. 2012.<\/li>\n<li>\u201cResearch and Future Perspective of Data Converters Research\u201d, <strong>Academic Committee Meeting<\/strong>, State-Key Laboratory of Analog and Mixed-Signal VLSI, Mar. 2012.<\/li>\n<li>&nbsp;\u201cDesign Techniques for Nanometer Data Converters<strong>,\u201d <\/strong><strong>Institute of Superior Technico (IST)<\/strong>, Lisboa, Portugal, Mar. 2012.<\/li>\n<li>&nbsp;\u201cDesign Techniques for Nanometer Data Converters,\u201d <strong>The New University of Lisbon, Lisboa, Portugal<\/strong>, Mar. 2012.<\/li>\n<li>\u201cHigh-Speed, High-Resolution, Low-Power Analog-to-Digital Conversion System with Emerging Scaled CMOS Technology\u201d, <strong>FDCT Project Presentation<\/strong>, Macau Science and Technology Development Fund, Nov. 2011.<\/li>\n<li>&nbsp;\u201cDesign Techniques for Nanometer Data Converters,\u201d <strong>Hong Kong University of Science and Technology<\/strong>, Hong Kong, Dec. 2010.<\/li>\n<li>\u201cMacau Microelectronics Development \u2013 Histories and Prospects\u201d <strong>University of Macau<\/strong>, Macau, Oct. 2009 and Nov 2010.<\/li>\n<li>&nbsp;\u201cIntroduction to the Research in Data Conversion and Signal Processing Research Line at University of Macau,\u201d <strong>Tsinghua University<\/strong>, Shenzhen, Nov 2009.<\/li>\n<li>&nbsp;\u201cIntroduction to the Research in Data Conversion and Signal Processing Research Line at University of Macau,\u201d <strong>Fudan University<\/strong>, Shanghai, May 2009.<\/li>\n<\/ol>\n<hr size=\"1\" width=\"100%\">\n<p><a name=\"publications\"><\/a><\/p>\n<h3>Scientific Publications<\/h3>\n<h4 class=\"H4\">Book<\/h4>\n<ol>\n<li>Sai-Weng Sin, Seng-Pan U, and R.P.Martins, \u201cGeneralized Low-Voltage Circuit Techniques for Very High-Speed Time-Interleaved Analog-to-Digital Converters, <strong><em>Analog Circuits and Signal Processing, Springer,&nbsp; <\/em><\/strong>Oct. 2010.<br>\nPrinted version: &nbsp;&nbsp;&nbsp; (ISBN: 978-90-481-9709-5)<br>\ne-Book: &nbsp; (ISBN: 978-90-481-9710-1)<br>\nLink: <a href=\"http:\/\/www.springer.com\/engineering\/electronics\/book\/978-90-481-9709-5\" target=\"_blank\" rel=\"noopener noreferrer\">http:\/\/www.springer.com\/engineering\/electronics\/book\/978-90-481-9709-5<\/a><\/li>\n<\/ol>\n<h4 class=\"H4\">Patents<\/h4>\n<ol>\n<li>Biao Wang, Sai-Weng Sin, Seng-Pan U, Franco Maloberti, Rui Paulo Martins, \u201cSingle-Loop Linear-Exponential Multi-Bit Incremental Analog-to-Digital Converter &#8220;, <em>US Patent <\/em>No. 10,644,718 B1, from 5<sup>th<\/sup> May, 2020.<\/li>\n<li>Mo Huang, Yan Lu, Sai-Weng Sin, Seng-Pan U, Rui Martins, \u201cLimit cycle oscillation reduction technique for digital low dropout regulators,\u201d <em>US Patent <\/em>No. 9,946,281 B1, from 17<sup>th<\/sup> Apr, 2018.<\/li>\n<li>Sai-Weng Sin, Li Ding, Yan Zhu, He-Gong Wei, Chi-Hang Chan, U-Fat Chio, Seng-Pan U, R.P.Martins, F.Maloberti, \u201cTime-Interleaved Pipelined-SAR Analog to Digital Converter with Low&nbsp; Power Consumption,\u201d <em>US Patent, <\/em>No. 8,427,355, from 23rd Apr, 2013.<\/li>\n<li>Sai-Weng Sin, Li Ding, Yan Zhu, He-Gong Wei, Chi-Hang Chan, U-Fat Chio, Seng-Pan U, R.P.Martins, F.Maloberti, \u201cAnalog to Digital Converter Circuit(\u985e\u6bd4\u81f3\u6578\u4f4d\u8f49\u63db\u5668\u96fb\u8def),\u201d <em>Taiwan Patent, No. 201242261, <\/em>Mar 2014.<\/li>\n<li>Yan Zhu, Chi-Hang Chan, U-Fat Chio, Sai-Weng Sin, Seng-Pan U, R.P. Martins and Franco Maloberti, \u201cN-Bits Successive Approximation Register Analog-to-Digital Converter Circuit,\u201d <em>US<\/em><em> Patent<\/em>No: 8,344,931, from 1th Jan, 2013.<\/li>\n<li>He-Gong Wei, U-Fat Chio, Sai-Weng Sin, Seng-Pan U, R.P.Martins, \u201cDelay Generator,\u201d <em>US patent, No. US8,411,259 B2, <\/em>May 2013.<\/li>\n<li>U-Fat Chio, He-Gong Wei, Yan Zhu, Sai-Weng Sin, Seng-Pan U, R. P. Martins and Franco Maloberti, \u201cAnalog-to-Digital Converting System (\u985e\u6bd4\u6578\u4f4d\u8f49\u63db\u7cfb\u7d71),\u201d <em>Taiwan<\/em><em> Patent<\/em><em> No: 100103984<\/em><em>,<\/em> 2011.<\/li>\n<li>He-Gong Wei, U-Fat Chio, Sai-Weng Sin, Seng-Pan U, R.P.Martins, \u201cDelay Generator (\u5ef6\u9072\u7522\u751f\u5668),\u201d <em>Taiwan Patent,&nbsp; No. 201246793, <\/em>Mar 2014.<\/li>\n<li>U-Fat Chio, He-Gong Wei, Yan Zhu, Sai-Weng Sin, Seng-Pan U, R. P. Martins and Franco Maloberti, \u201cCascade Analog to Digital Converting System,\u201d <em>US Patent<\/em>, No. 8,466,823 B2, 2nd Aug, 2012.<\/li>\n<li>Chi-Hang Chan, Yan Zhu, U-Fat Chio, Sai-Weng Sin, Seng-Pan U, R. P. Martins \u201cComparator and Calibration Thereof,\u201d <em>US Patent<\/em>, No. 13\/675311, Jul 2014.<\/li>\n<\/ol>\n<h4 class=\"H4\">Journal Papers<\/h4>\n<ol>\n<li>Ji-Xuan Li, Sai-Weng Sin, Chi-Seng Lam, U-Fat Chio, Ya-Jie Wu, Rui Paulo Martins, \u201cDigital Battery Management Unit with Built-In Resistance Compensation, Modulated Frequency Detection and Multi-Mode Protection for Fast, Efficient and Safe Charging&#8221;, in <strong><em>IEEE Transactions on Circuits and Systems I &#8211; Regular Papers<\/em><\/strong>, vol.67, no.11, pp. 4063-4074, Nov 2020.<\/li>\n<li>Wen-Liang Zeng, Yuan Ren, Chi-Seng Lam, Sai-Weng Sin, Weng-Keong Che, Ran Ding, Rui Paulo Martins, &#8221; A 470-nA Quiescent Current and 92.7%\/94.7% Efficiency DCT\/PWM Control Buck Converter With Seamless Mode Selection for IoT Application&#8221;, in <strong><em>IEEE Transactions on Circuits and Systems I &#8211; Regular Papers<\/em><\/strong>, vol.67, no.11, pp. 4085-4098, Nov 2020.<\/li>\n<li>Wen-Liang Zeng, Edoardo Bonizzoni, Chi-Wa U, Chi-Seng Lam, Sai-Weng Sin, U-Fat Chio, Franco Maloberti, Rui Paulo Martins, &#8221; A SAR-ADC-Assisted DC-DC Buck Converter with Fast Transient Recovery&#8221;, in <strong><em>IEEE Transactions on CAS \u2013 Part II: Express Briefs, <\/em><\/strong>67, no. 9, pp. 1669-1673, Sept 2020.<\/li>\n<li>Sizhen Li, Kai Yu, Gary Zhang, Sai-Weng Sin, Xuecheng Zou and Qiming Zou, &#8220;Design of Fast Transient Response Voltage-Mode Buck Converter with Hybrid Feedforward and Feedback Technique,&#8221; in press in <strong><em>IEEE Journal of Emerging and Selected Topics in Power Electronics<\/em><\/strong>.<\/li>\n<li>Mingqiang Guo, Jiaji Mao, Sai-Weng Sin, Hegong Wei, R.P.Martins, \u201cA 5 GS\/s 29 mW Interleaved SAR ADC With 48.5 dB SNDR Using Digital-Mixing Background Timing-Skew Calibration for Direct Sampling Applications,\u201d in <strong><em>IEEE A<\/em><\/strong><strong><em>ccess<\/em><\/strong><strong>,<\/strong> 8, pp. 138944- 138954, Jul 2020.<\/li>\n<li>Mingqiang Guo, Jiaji Mao, Sai-Weng Sin, Hegong Wei, R.P.Martins, \u201cA 1.6GS\/s 12.2mW 7\/8-way Split Time-Interleaved SAR ADC achieving 54.2-dB SNDR with Digital Background Timing Mismatch Calibration,\u201d in <strong><em>IEEE Journal of Solid-State Circuit<\/em>s,<\/strong> 55, Issue 3, pp. 693-705 Mar 2020 <strong>(<\/strong><strong><em>invited special issue of CICC).<\/em><\/strong>.<\/li>\n<li>Liang Qi, Ankesh Jain, Dongyang Jiang, Sai-Weng Sin, R. P. Martins and Maurits Ortmanns, \u201cA 76.6dB-SNDR 50MHz-BW 29.2mW Multibit CT Sturdy MASH with DAC Non-Linearity Tolerance,\u201d in <strong><em>IEEE Journal of Solid-State Circuit<\/em>s,<\/strong> 55, Issue 2, pp. 344-355 Mar 2020<strong>.<\/strong><\/li>\n<li>M. Zheng, W. L. Zeng, Chi-Seng Lam, Yan Lu, Sai-Weng Sin, Man-Chung Wong, Rui Paulo Martins, &#8221; Analysis, Design and Control of an Integrated Three-Level Buck Converter under DCM Operation,&#8221; in <strong><em>Journal of Circuits, Systems and Computers, <\/em><\/strong>vol. 29, no. 1, pp. 1-20, Jan. 2020.<\/li>\n<li>U-Fat Chio, Kuo-Chih Wen, Sai-Weng Sin, Chi-Seng Lam, Yan Lu, Franco Maloberti, R. P. Martins, <em>&#8220;<\/em> <em>An Integrated DC-DC Converter with Segmented Frequency Modulation and Multiphase Co-Work Control for Fast Transient Recovery<\/em>&#8220;, in <strong><em>IEEE Journal of Solid-State Circuit<\/em>s,<\/strong> 54, Issue 10, pp. 2637-2648 Oct 2019 <strong><em>(Invited Special Issue of A-SSCC)<\/em><\/strong><strong>.<\/strong><\/li>\n<li>Wen-Liang Zeng, Z. Y. Lin, Chi-Seng Lam, Man-Kay Law, Sai-Weng Sin, Franco Maloberti, Man-Chung Wong, and R. P. Martins, \u201cDesign of KY Converter With Constant On-Time Control Under DCM Operation\u201d in <strong><em>IEEE Transactions on CAS \u2013 Part II: Express Briefs, <\/em><\/strong>66, no. 10, pp1753-1757, Oct 2019.<\/li>\n<li>Deng, Chi-Seng Lam, Yan Lu, Man-Chung Wong, Sai-Weng Sin, Rui Paulo Martins, &#8220;Instantaneous power quality indices detection under frequency deviated environment,&#8221; in <strong><em>IET Science Measurement &amp; Technology, <\/em><\/strong>vol. 13, no. 8, pp. 1111-1121, Oct. 2019.<\/li>\n<li>Biao Wang, Sai-Weng Sin, Seng-Pan U, Franco Maloberti, Rui Paulo Martins, A 550mW 20kHz BW 100.8dB SNDR Linear-Exponential Multi-Bit Incremental SD ADC with 256 clock cycles in 65nm CMOS&#8221;, <strong><em>IEEE Journal of Solid-State Circuit<\/em><\/strong><strong>s,<\/strong> 54, Issue 4, pp. 1161-1172 Apr 2019 <strong><em>(Invited Special Issue of VLSI)<\/em><\/strong>.<\/li>\n<li>Jianwei Liu, Chi-Hang Chan, Sai-Weng Sin, Seng-Pan U, Rui Paulo Martins, \u201cAccuracy-Enhanced Variance-Based Time-Skew Calibration Using SAR as Window Detector,\u201d in <strong><em>IEEE Transactions on Very Large Scale Integration (VLSI) Systems<\/em><\/strong>, vol. 27, no. 2, pp. 481 \u2013 485, Feb 2019.<\/li>\n<li>Wen-Liang Zeng, Chi-Seng Lam, Sai-Weng Sin, Franco Maloberti, Man-Chung Wong, Rui Paulo Martins, &#8220;A 220-MHz Bondwire-Based Fully-Integrated KY Converter with Fast Transient Response under DCM Operation &#8220;, in <strong><em>IEEE Transactions on Circuits and Systems I &#8211; Regular Papers<\/em><\/strong>, 65, no. 11, pp3984-3995, Nov 2018.<\/li>\n<li>Da Feng, Edoardo Bonizzoni, Franco Maloberti, Sai-Weng Sin and R. P. Martins, \u201cA 10-MHz Bandwidth Two-Path Third-Order SD Modulator with Cross-Coupling Branches\u201d in <strong><em>IEEE Transactions on CAS \u2013 Part II: Express Briefs, <\/em><\/strong>65, no. 10, pp1410-1414, Oct 2018.<\/li>\n<li>Jiaji Mao, Mingqiang Guo, Sai-Weng Sin and R. P. Martins, \u201cA 14-bit Split-Pipeline ADC with Self-Adjusted Opamp-Sharing Duty-Cycle and Bias Current\u201d in <strong><em>IEEE Transactions on CAS \u2013 Part II: Express Briefs, <\/em><\/strong>65, no. 10, pp1380-1384, Oct 2018.<\/li>\n<li>Ya-Jie Wu, Chi-Seng Lam, Man-Chung Wong, Sai-Weng Sin and R. P. Martins, \u201cA Reconfigurable and Extendable Digital Architecture for Mixed Signal Power Electronics Controller\u201d in <strong><em>IEEE Transactions on CAS \u2013 Part II: Express Briefs, <\/em><\/strong>65, no. 10, pp1480-1484, Oct 2018.<\/li>\n<li>J. Mao, Chi-Seng Lam, Sai-Weng Sin, Man-Chung Wong, Rui Paulo Martins, &#8221; Review and Selection strategy for high accuracy modeling of PWM converters in DCM &#8220;, in <strong><em>Journal of Electrical and Computer Engineering, <\/em><\/strong>vol. 1, pp. 1-16, Oct. 2018.<\/li>\n<li>Wei Wei Qin, Sai-Weng Sin, Seng-Pan U, Rui Paulo Martins, \u201cQuick and Cost-efficient A\/D Converter Static Characterization Using Low-precision Testing Signal&#8221;, in <strong><em>Elsevier Microelectronics Journal, <\/em><\/strong> 74, pp. 86-93, Apr 2018.<\/li>\n<li>Liang Qi, Sai-Weng Sin, Seng-Pan U, Franco Maloberti, Rui Paulo Martins, &#8220;A 4.2mW 77.1dB-SNDR 5MHz-BW DT 2-1 MASH \u0394\u03a3 Modulator with Multirate Opamp Sharing &#8220;, in <strong><em>IEEE Transactions on Circuits and Systems I &#8211; Regular Papers<\/em><\/strong>, vol. 64, no. 10, pp. 2641-2654, Oct 2017.<\/li>\n<li>Chi-Hang Chan, Yan Zhu, Sai-Weng Sin, Seng-Pan U, R.P.Martins, Franco Maloberti, \u201cA 7.8-mW 5-b 5-GS\/s Dual-Edges-Triggered Time-Based Flash ADC,\u201d in <strong><em>IEEE Transactions on Circuits and Systems I &#8211; Regular Papers<\/em><\/strong><strong><em>,<\/em><\/strong> 64, no. 8, pp. 1966-1976, Aug 2017.<\/li>\n<li>Jianyu Zhong, Yan Zhu, Chi-Hang Chan, Sai-Weng Sin, Seng-Pan U, and R.P.Martins, \u201cA 12b 180MS\/s 0.068mm2 with Full-Calibration-Integrated Pipelined-SAR ADC,\u201d in <strong><em>IEEE Transactions on Circuits and Systems I &#8211; Regular Papers,<\/em><\/strong> 64, no. 7, pp. 1684-1695, Jul 2017.<\/li>\n<li>Ziyang Luo, Yan Lu, Mo Huang, Junmin Jiang, Sai Weng Sin, Seng-Pan U, R. P. Martins,&#8221; A Sub-1V 78-nA Bandgap Reference with Curvature Compensation&#8221;, <strong><em>Elsevier Microelectronics Journal<\/em><\/strong>, 63, Issue C, pp. 35-@, May. 2017.<\/li>\n<li>Dezhi Xing, Yan Zhu, Chi-Hang Chan, Sai-Weng Sin, Fan Ye, Junyan Ren, Seng-Pan U, Rui Paulo Martins, \u201cSeven-bit 700-MS\/s Four-Way Time-Interleaved SAR ADC With Partial Vcm-Based Switching,\u201d in <strong><em>IEEE Transactions on Very Large Scale Integration (VLSI) Systems<\/em><\/strong>, 25, no. 3, pp. 1168 \u2013 1172, Mar 2017.<\/li>\n<li>Dongyang Jiang, Sai-Weng Sin, Seng-Pan U, Rui Paulo Martins, Franco Maloberti, &#8221; Reconfigurable mismatch-free time-interleaved bandpass sigma\u2013delta modulator for wireless communications&#8221;, <strong><em>IET Electronics Letter<\/em><\/strong>, vol. 53, Issue 7, pp. 506-508, Mar. 2017.<\/li>\n<li>Chi-Hang Chan, Yan Zhu, Sai-Weng Sin, Boris Murmann, Seng-Pan U, R. P. Martins, \u201cMetastablility in SAR ADCs\u201d in <strong><em>IEEE Transactions on CAS \u2013 Part II: Express Briefs, <\/em><\/strong>64, no. 2, pp111-115, Feb 2017.<\/li>\n<li>Yi-Wei Tan, Chi-Seng Lam, Sai-Weng Sin, Man-Chung Wong, Seng-Pan U, Rui Paulo Martins, &#8221; DCM Operation Analysis of 3-Level Boost Converters &#8220;, in <strong><em>IET Electronics Letter, <\/em><\/strong> 53, Issue 4, pp. 270-272, Feb. 2017.<\/li>\n<li>Arshad Hussain, Sai-Weng Sin, Chi-Hang Chan, Seng-Pan U, Franco Maloberti, Rui Paulo Martins, \u201cActive-Passive \u0394\u03a3 Modulator for High-Resolution and Low-Power Applications,\u201d in in <strong><em>IEEE Transactions on Very Large Scale Integration (VLSI) Systems<\/em><\/strong>, 25, no. 1, pp. 364 \u2013 374, Jan 2017.<\/li>\n<li>Yan Lu, Haojuan Dai, Mo Huang, Man-Kay Law, Sai-Weng Sin, Seng-Pan U, R. P. Martins, \u201c A Wide Input Range Dual-Path CMOS Rectifier for RF Energy Harvesting\u201d in <strong><em>IEEE Transactions on CAS \u2013 Part II: Express Briefs, <\/em><\/strong>64, no. 2, pp166-170, Feb 2017.<\/li>\n<li>Mo Huang, Yan Lu, Sai-Weng Sin, Seng-Pan U, R. P. Martins, Wing-Hung Ki, \u201cLimit Cycle Oscillation Reduction for Digital Low Dropout Regulators\u201d in <strong><em>IEEE Transactions on CAS \u2013 Part II: Express Briefs<\/em><\/strong>, vol.63, no. 9, pp903-907, Sep 2016.<\/li>\n<li>Jianwei Liu, Chi-Hang Chan, Sai-Weng Sin, Seng-Pan, U, R.P.Martins, &#8221; A 4x Time-Domain Interpolation 6-bit 3.4GS\/s 12.6mW Flash ADC in 65nm CMOS&#8221;, in <strong><em>Journal of Semiconductor Technology and Science<\/em><\/strong><em>,<\/em> 16, No. 4, pp. 395-404, Aug 2016.<\/li>\n<li>Mo Huang, Yan Lu, Sai-Weng Sin, Seng-Pan U, R. P. Martins, \u201cA Fully-Integrated Digital LDO with Coarse-Fine-Tuning and Burst-Mode Operation\u201d in <strong><em>IEEE Transactions on CAS \u2013 Part II: Express Briefs<\/em><\/strong>, vol.63, no. 7, pp683-687, Jul 2016.<\/li>\n<li>Jianwei Liu, Yan Zhu, Chi-Hang Chan, Sai-Weng Sin, Seng-Pan U, Rui Paulo Martins, \u201cUniform Quantization Theory-Based Linearity Calibration for Split Capacitive DAC in an SAR ADC,\u201d in <strong><em>IEEE Transactions on Very Large Scale Integration (VLSI) Systems<\/em><\/strong>, vol. 24, no. 7, pp. 2603 \u2013 2607, Jul 2016.<\/li>\n<li>Chi-Hang Chan, Yan Zhu, Sai-Weng Sin, Seng-Pan U, Rui Paulo Martins, &#8221; A 6 b 5 GS\/s 4 Interleaved 3 b\/Cycle SAR ADC &#8220;, <strong><em>IEEE Journal of Solid-State Circuit<\/em>s<\/strong>. 51, Issue 2, pp. 365-377, Feb 2016.<\/li>\n<li>Da Feng, Franco Maloberti, Sai-Weng Sin, Rui Paulo Martins, \u201cPolyphase Decomposition for Tunable Band-Pass Sigma-Delta A\/D Converters&#8221;, <strong><em>IEEE Journal on Emerging and Selected Topics in Circuits and Systems<\/em><\/strong>, vol. 5, Issue 4, pp. 537-547, Dec. 2015.<\/li>\n<li>Wen-Liang Zeng, Chi-Seng Lam, Wen-Ming Zheng, Sai-Weng Sin, Ning-Yi Dai, Man-Chung Wong, Seng-Pan U, Rui Paulo Martins, &#8221; DCM operation analysis of KY converter &#8220;, <strong><em>IET Electronics Letter<\/em><\/strong>, vol. 51, Issue 24, pp. 2037-2039, Nov. 2015.<\/li>\n<li>Jianyu Zhong, Yan Zhu, Sai-Weng Sin, Seng-Pan U, and R.P.Martins, \u201cThermal and Reference Noise Analysis of Time-Interleaving SAR and Partial-Interleaving Pipelined-SAR ADCs,\u201d in <strong><em>IEEE Transactions on Circuits and Systems I &#8211; Regular Papers,<\/em><\/strong> 62, no. 9, pp. 2196-2206, Sep 2015.<\/li>\n<li>Qi Liang, Sai-Weng Sin, Seng-Pan U, Rui Paulo Martins, &#8221; Resolution-enhanced sturdy MASH delta\u2013sigma modulator for wideband low-voltage applications&#8221;, <strong><em>IET Electronics Letter<\/em><\/strong>, vol. 51, Issue 14, pp. 1061-1063, Jul. 2015.<\/li>\n<li>Man-Chung Wong, Yan-Zheng Yang, Chi-Seng Lam, Wai-Hei Choi, Ning Yi Dai, Yajie Wu, Chi-Kong Wong, Sai-Weng Sin, U-Fat Chio, Seng-Pan, U, R.P.Martins, \u201cSelf-Reconfiguration Property of a Mixed Signal Controller for Improving Power Quality Compensation During Light Loading,\u201d in <strong><em>IEEE Trans. on Power Electronics<\/em>,<\/strong> 30, no. 10, pp. 5938 \u2013 5951, Oct 2014.<\/li>\n<li>Yan Zhu, Chi-Hang Chan, U-Fat Chio, Sai-Weng Sin, Seng-Pan U, Rui Paulo Martins, Franco Maloberti, \u201cSplit-SAR ADCs: Improved Linearity with Power and Speed Optimization in 90nm CMOS,\u201d in <strong><em>IEEE Transactions on Very Large Scale Integration (VLSI) Systems<\/em><\/strong>, vol. 22, no. 2, pp. 372-383, Feb. 2014.<\/li>\n<li>Chi-Hang Chan, Yan Zhu, Sai-Weng Sin, Seng-Pan U, Rui Paulo Martins, Franco Maloberti, &#8220;A 5-Bit 1.25-GS\/s 4x-Capacitive-Folding Flash ADC in 65-nm CMOS&#8221;, <strong><em>IEEE Journal of Solid-State Circuit<\/em>s<\/strong>. 48, Issue 9, pp. 2154-2169, Sept 2013.<\/li>\n<li>Si-Seng Wong, U-Fat Chio, Yan Zhu, Sai-Weng Sin, Seng-Pan U, Rui Paulo Martins, &#8220;A 2.3 mW 10-bit 170 MS\/s Two-Step Binary-Search Assisted Time-Interleaved SAR ADC<strong><em>&#8220;, <\/em><\/strong><em>in<strong> IEEE Journal of Solid-State Circuits.<\/strong><\/em> 48, Issue 8, pp. 1783-1794, Aug 2013. <strong><em>(Invited Special Issue of CICC)<\/em><\/strong><\/li>\n<li>Chen-Yan Cai, Yang Jiang, Sai-Weng Sin, Seng-Pan U, Rui Paulo Martins, &#8220;Excess-loop-delay compensation technique for CT \u0394\u03a3 modulator with hybrid active-passive loop-filters&#8221;, <strong><em>Analog Integrated Circuits and Signal Processing, Springe<\/em>r<\/strong>, vol. 76, Issue 1, pp. 35-46, Jul. 2013.<\/li>\n<li>He-Gong Wei, Chi-Hang Chan, U-Fat Chio, Sai-Weng Sin, Seng-Pan U, Rui Paulo Martins, Franco Maloberti, &#8220;A 8-bit 400MS\/s 2-bit per cycle SAR ADC with Resistive DAC&#8221;, <strong><em>IEEE Journal of Solid-State Circuit<\/em>s<\/strong>, vol. 47, Issue 11, pp. 2763-2772, Nov 2012.<\/li>\n<li>Yan Zhu, Chi-Hang Chan, Sai-Weng Sin, Seng-Pan U, R. P. Martins, Franco Maloberti, &#8220;A 50fJ 10b 160 MS\/s Pipelined-SAR ADC with Decoupled Flip-Around MDAC and Self-Embedded Offset Cancellation<strong>&#8220;, <em>IEEE Journal of Solid-State Circuits<\/em><\/strong>, vol. 47, Issue 11, pp. 2614 \u2013 2626, Nov 2012.<\/li>\n<li>U-Fat Chio, He-Gong Wei, Yan Zhu, Sai-Weng Sin, Seng-Pan U, R. P. Martins, Franco Maloberti \u201cDesign and Experimental Verification of a Power Effective Flash-SAR Subranging ADC\u201din <strong><em>IEEE Transactions on CAS \u2013 Part II: Express Briefs<\/em><\/strong>, vol.57, issue8,pp607-611, Aug 2010.<\/li>\n<li>Yan Zhu, Chi-Hang Chan, U-Fat Chio, Sai-Weng Sin, Seng-Pan U, P. Martins and Franco Maloberti, &#8221; A 10-bit 100-MS\/s Reference-Free SAR ADC in 90nm CMOS,\u201d<strong><em> in <\/em><\/strong><strong><em>IEEE Journal of Solid-State Circuits,<\/em><\/strong> vol. 45, no. 6, pp. 1111 \u2013 1121, Jun 2010.<\/li>\n<li>Yan Zhu, U-Fat Chio, He-Gong Wei, Sai-Weng Sin, Seng-Pan U and R.P. Martins, &#8221; Linearity Analysis On A Series-Split Capacitor Array for High-Speed SAR ADCs,\u201d <strong><em>in Hindawi VLSI Design, Special Issue &#8220;Selected Papers from the Midwest Symposium on Circuits and Systems&#8221;<\/em><\/strong>, 2010, no. 1, pp. 1-8, Apr 2010<strong><em>. <\/em><\/strong><\/li>\n<li>He-Gong Wei, U-Fat Chio, Yan Zhu, Sai-Weng Sin, Seng-Pan U, R. P. Martins, \u201cA Rapid Power-Switchable Track-and-Hold Amplifier in 90nm CMOS,\u201d in <strong><em>IEEE Trans. On Circuits and System II \u2013 Express Briefs,<\/em><\/strong> 57, no. 1, pp. 16-20, Jan 2010<strong><em>. <\/em><\/strong><\/li>\n<li>Sai-Weng Sin, Seng-Pan U, R.P.Martins, \u201cA 1.2-V 10-bit 60-360MS\/s Time-Interleaved Pipelined ADC in 0.18um CMOS with Minimized Supply Headroom\u201d, in <strong><em>IET <\/em><\/strong><strong><em>Proceedings &#8211; <\/em><\/strong><strong><em>Circuits, Devices <\/em><\/strong><strong><em>and<\/em><\/strong><strong><em> Systems<\/em><\/strong>, 4, no. 1, pp. 1-13, Jan 2010<strong><em>. <\/em><\/strong><\/li>\n<li>Sai-Weng Sin, Seng-Pan U, and R.P.Martins, \u201cGeneralized Circuit Techniques for Low-Voltage High-Speed Reset- and Switched-Opamps,\u201d in <strong><em>IEEE Transactions on Circuits and Systems I &#8211; Regular Papers<\/em><\/strong><strong><em>,<\/em><\/strong> 55, no. 8, pp. 2188-2201, Sep 2008.<\/li>\n<li>Sai-Weng Sin, U-Fat Chio, Seng-Pan U and R. P. Martins, \u201cStatistical Spectra and Distortion Analysis of Time-Interleaved Sampling Bandwidth Mismatch,\u201d in <strong><em>IEEE Trans. on Circuits and Systems I<\/em><\/strong><strong><em>I<\/em><\/strong><strong><em> \u2013 <\/em><\/strong><strong><em>Express Briefs,<\/em><\/strong> 55, no. 7, pp. 648 \u2013 652, Jul 2008.<\/li>\n<li>Seng-Pan U, Sai-Weng Sin and R.P.Martins, \u201cExact spectra analysis of sampled signal with jitter-induced nonuniformly holding effects,\u201d in <strong><em>IEEE Trans. on Instrumentation and Measurement<\/em>,<\/strong> vol. 53, no. 4, pp. 1279 \u2013 1288, Aug 2004.<\/li>\n<\/ol>\n<h4 class=\"H4\">Conference Papers<\/h4>\n<ol>\n<li>Dongyang Jiang, Liang Qi, Sai-Weng Sin, Franco Maloberti, R.P.Martins, \u201cA 5MHz-BW, 86.1dB-SNDR 4X Time-Interleaved 2nd-order \u0394\u03a3 Modulator with Digital Feedforward Extrapolation in 28nm CMOS,\u201d in <em>2020 Symposium on VLSI Circuits Digest of Technical Papers, <\/em>Jun 2020.<\/li>\n<li>Jixuan Li, Sai-Weng Sin, U-Fat Chio, Yia-Jie Wu, Chi-Seng Lam, R.P.Martins, \u201cDigital Battery Management Unit with Built-In Resistance Compensation and Accidental Mutation Protection for Fast and Accurate Charging,\u201d in <em>Proceeding<\/em><em>s of<\/em><em> IEEE International Conference on Integrated Circuits, Technologies and Applications<\/em>, Nov. 2019 (<strong><em>Best Paper Award<\/em><\/strong>).<\/li>\n<li>Biao Wang, Sai-Weng Sin, Seng-Pan U, Franco Maloberti, R.P.Martins, \u201cA 1.2V 86dB SNDR 500kHz BW Linear-Exponential Multi-Bit Incremental ADC Using Positive Feedback in 65nm CMOS,\u201d in <em>IEEE Asian Solid-State Circuit Conference \u2013 (A-SSCC),<\/em> Nov 2019.<\/li>\n<li>Junhao Liang, Sai-Weng Sin, Seng-Pan U, Franco Maloberti, R. P. Martins, Hanjun Jiang, \u201cA High DR High-Input-Impedance Programmable-Gain ECG Acquisition Interface with Non-inverting Continuous Time Sigma-Delta Modulator,\u201d in <em>IEEE Asian Solid-State Circuit Conference \u2013 (A-SSCC),<\/em> Nov 2019.<\/li>\n<li>Liang Qi, Sai-Weng Sin, R.P.Martins, \u201cMultibit Sturdy MASH \u0394\u03a3 Modulator with Error-shaped Segmented DACs for Wideband Low-power Applications,\u201d in <em>Proceeding<\/em><em>s of<\/em><em> IEEE International Conference on ASIC &#8211; ASICON<\/em>, Oct. 2019.<\/li>\n<li>Mingqiang Guo, Jiaji Mao, Sai-Weng Sin, Hegong Wei, R.P.Martins, \u201cA 29mW 5GS\/s Time-interleaved SAR ADC achieving 48.5dB SNDR With Fully-Digital Timing-Skew Calibration Based on Digital-Mixing,\u201d in <em>2019 Symposium on VLSI Circuits Digest of Technical Papers, <\/em>Jun 2019 <strong><em>(with Travel Grant Award)<\/em><\/strong><em>.<\/em><\/li>\n<li>Mingqiang Guo, Jiaji Mao, Sai-Weng Sin, Hegong Wei, R.P.Martins, \u201cA 1.6GS\/s 12.2mW 7\/8-way Split Time-interleaved SAR ADC with Digital Background Mismatch Calibration,\u201d in Proc. of <em>IEEE Custom Integrated Circuits Conference \u2013 CICC, <\/em>Apr 2019 <strong>(<\/strong><strong><em>invited special issue in JSSC)<\/em><\/strong>.<\/li>\n<li>Liang Qi, Ankesh Jain, Dongyang Jiang, Sai-Weng Sin, R. P. Martins and Maurits Ortmanns, \u201cA 76.6dB-SNDR 50MHz-BW 29.2mW Noise-Coupling-Assisted CT Sturdy MASH \u0394\u03a3 Modulator with 1.5b\/4b Quantizers in 28 nm CMOS,\u201d in <em>IEEE International Solid-State Circuit Conference (ISSCC) 20<\/em>19, pp.336-337, Feb 2019.<\/li>\n<li>U-Fat Chio, Kuo-Chih Wen, Sai-Weng Sin, Chi-Seng Lam, Yan Lu, Franco Maloberti, R. P. Martins, <em>&#8220;<\/em> <em>An Integrated DC-DC Converter with Segmented Frequency Modulation and Multiphase Co-Work Control for Fast Transient Recovery<\/em>&#8220;, <em>IEEE Asian Solid-State Circuit Conference \u2013 (A-SSCC),<\/em> 1-4, Nov 2018 <strong>(<\/strong><strong><em>invited special issue in JSSC)<\/em><\/strong>.<\/li>\n<li>Biao Wang, Sai-Weng Sin, Seng-Pan U, Franco Maloberti, R.P.Martins, \u201cA 550mW 20kHz BW 100.8dB SNDR Linear-Exponential Multi-Bit Incremental Converter with 256-cycles in 65nm CMOS,\u201d in <em>2018 Symposium on VLSI Circuits Digest of Technical Papers,<\/em> C76-C77, Jun 2018<em>.<\/em><strong><em> (with Travel Grant Award, invited special issue in JSSC).<\/em><\/strong><\/li>\n<li>Yiwei Tan, Chi-Seng Lam, Sai-Weng Sin, Man-Chung Wong and R.P.Martins, &#8221; Design and Control of An Integrated 3-Level Boost Converter under DCM Operation &#8220;, <em>IEEE International Symposium on Circuits and Systems (ISCAS<\/em>), May 2018.<\/li>\n<li>Deng, Chi-Seng Lam, Man-Chung Wong, L. Wang, Sai-Weng Sin and R.P.Martins, \u201cA Power Quality Indexes Measurement System Platform with Remote Alarm Notification,\u201d in <em>44<sup>th<\/sup> Annual Conference of the IEEE Industrial Electronics Society (IECON),<\/em> 2018.<\/li>\n<li>U-Fat Chio, Sai-Weng Sin, Seng-Pan U, Franco Maloberti, R.P.Martins, <em>&#8220;A 5-bit 2 GS\/s Binary-Search ADC with Charge-Steering Comparators<\/em>&#8220;, <em>IEEE Asian Solid-State Circuit Conference \u2013 (A-SSCC),<\/em> 1-4, Nov 2017.<\/li>\n<li>Chi-Wa, Chi-Seng Lam, Sai-Weng Sin, Man-Kay Law, Man-Chung Wong, Seng-Pan U, R.P.Martins, \u201cCCM operation analysis and parameters design of Negative Output Elementary Luo Converter for ripple suppression,\u201d in <em>43rd Annual Conference of the IEEE Industrial Electronics Society (IECON),<\/em> 2017.<\/li>\n<li>Xia Du, Chi-Seng Lam, Sai-Weng Sin, Man-Kay Law, Franco Maloberti, Man-Chung Wong, Seng-Pan U, R.P.Martins, \u201cA digital pwm controlled ky step-up converter based on frequency domain \u03a3\u0394 ADC,\u201d in <em>26th IEEE International Symposium on Industrial Electronics (ISIE 2017),<\/em> Jun 2017.<\/li>\n<li>Xia Du, Chi-Seng Lam, Sai-Weng Sin, Franco Maloberti, Man-Chung Wong, Seng-Pan U, R.P.Martins, \u201cA digital PWM controlled KY step-up converter based on passive sigma-delta modulator,\u201d in <em>The IEEE International Future Energy Electronics Conference 2017 \u2013 ECCE Asia (IFEEC 2017-ECCE Asia),<\/em> Jun 2017.<\/li>\n<li>Mingqiang Guo, Sai-Weng Sin, Seng-Pan U, R.P.Martins, \u201cSplit-based time-interleaved ADC with digital background timing-skew calibration,\u201d in <em>IEEE Ph.D Research in Micro-electronics &amp; Electronics (PRIME)<\/em>, Jun 2017.<\/li>\n<li>Wei Wei Qin, Sai-Weng Sin, Seng-Pan U, Rui Paulo Martins, \u201cAutomated Test System with Input Parameters Sweep-Function for Analog-to-Digital Converters&#8221;, in <em>IEEE International Conference on Advanced Materials and Computer Science<\/em>, Apr 2017.<\/li>\n<li>Yan, Sai-Weng Sin, Chi-Hang Chan, Seng-Pan U and Rui Paulo Martins, \u201cA Calibration Scheme for Stability of Self-biased Ring Amplifier&#8221;, in <em>IEEE International Conference on Advanced Materials and Computer Science<\/em>, Apr 2017.<\/li>\n<li>Wei Li, Sai-Weng Sin, Seng-Pan U, R.P.Martins, \u201cA Mixed-Signal Sigma-Delta Interface circuit for Navigation System Applications,\u201d in <em>International Symposium on Integrated Circuits,<\/em> Dec 2016.<\/li>\n<li>Yuan Ren, Sai-Weng Sin, Chi-Seng Lam, Man-Chung Wong, Seng-Pan, U, R.P.Martins, &#8221; A High DR Multi-Channel Stage-Shared Hybrid Front-End for Integrated Power Electronics Controller&#8221;, <em>IEEE Asian Solid-State Circuit Conference \u2013 (A-SSCC),<\/em> 1-4, Nov 2016.<\/li>\n<li>Dante Gabriel Muratore, Alper Akdikmen, Edoardo Bonizzoni, Franco Maloberti, U-Fat Chio, Sai-Weng Sin, Rui Paulo Martins, \u201cAn 8-bit 0.7-GS\/s Single Channel Flash-SAR ADC in 65-nm CMOS Technology &#8220;, in <em> IEEE European Solid-State Circuits Conference \u2013 ESSCIRC<\/em> 2016, pp. 421-424, Sept 2016.<\/li>\n<li>Jianyu Zhong, Yan Zhu, Chi-Hang Chan, Sai-Weng Sin, Seng-Pan U, R. P. Martins, \u201cA 12b 180MS\/s 0.068mm2 Pipelined-SAR ADC with Merged-residue DAC for Noise Reduction &#8220;, in <em> IEEE European Solid-State Circuits Conference \u2013 ESSCIRC<\/em> 2016, pp. 169-172, Sept 2016.<\/li>\n<li>Biao Wang, Sai-Weng Sin, Seng-Pan U, R.P.Martins, \u201cA high resolution multi-bit incremental converter insensitive to DAC mismatch error,\u201d in <em>IEEE Ph.D Research in Micro-electronics &amp; Electronics (PRIME)<\/em>, Jun 2016.<\/li>\n<li>Jianwei Liu, Chi-Hang Chan, Sai-Weng Sin, Seng-Pan, U, R.P.Martins, &#8221; A 89fJ-FOM 6-bit 3.4GS\/s flash ADC with 4x time-domain interpolation&#8221;, <em>IEEE Asian Solid-State Circuit Conference \u2013 (A-SSCC),<\/em> 1-4, Nov 2015.<\/li>\n<li>Haojuan Dai, Yan Lu, Man-Kay Law, Sai-Weng Sin, Seng-Pan, U, R.P.Martins, \u201cA review and design of the on-chip rectifiers for RF energy harvesting,\u201d in <em>IEEE International Wireless Symposium<\/em>, Mar 2015.<\/li>\n<li>Chi-Hang Chan, Yan Zhu, Sai-Weng Sin, Seng-Pan U, R. P. Martins, \u201cA 5.5mW 6b 5GS\/s 4-times Interleaved 3b\/cycle SAR ADC in 65nm CMOS,\u201d in <em>IEEE International Solid-State Circuit Conference (ISSCC),<\/em>466-467, 2015.<\/li>\n<li>Yan Lu, Junmin Jiang, Wing-Hung Ki, C. Patrick Yue, Sai-Weng Sin, Seng-Pan U, R. P. Martins, \u201cA 123-Phase DC-DC Converter-Ring with Fast-DVS for Microprocessors,\u201d in <em>IEEE International Solid-State Circuit Conference (ISSCC), <\/em>364-365, 2015.<\/li>\n<li>Da Feng, Sai-Weng Sin, E. Bonizzoni, F.Maloberti, \u201cTime interleaved current steering DAC for ultra-high conversion rate,\u201d in <em>IEEE Ph.D Research in Micro-electronics &amp; Electronics (PRIME)<\/em>, Jun 2014.<\/li>\n<li>Da Feng, F.Maloberti, Sai-Weng Sin, Seng-Pan U and R.P.Martins, &#8221; Jitter-resistant Capacitor Based Sine-Shaped DAC for Continuous-Time Sigma-Delta modulators &#8220;, <em>IEEE International Symposium on Circuits and Systems (ISCAS<\/em>), May 2014.<\/li>\n<li>Li Ding, Wenlan Wu, Sai-Weng Sin, Seng-Pan, U, R.P.Martins, &#8221; A 13-bit 60MS\/s split pipelined ADC with background gain and mismatch error calibration &#8220;, <em>IEEE Asian Solid-State Circuit Conference \u2013 (A-SSCC),<\/em> 77-80, Nov 2013<\/li>\n<li>Ding Li, Sai-Weng Sin, Seng-Pan U, Rui Paulo Martins, &#8220;A Background Gain-Calibration Technique for Low Voltage Pipelined ADCs Based on Nonlinear Interpolation&#8221;, in press in <em>IEEE<\/em> <em> Midwest Symposium on Circuits and Systems (MWSCAS<\/em>), Aug. 2013.<\/li>\n<li>Wen-Lan Wu, Yan Zhu, U-Fat Chio, Li Ding, Chi-Hang Chan, Sai-Weng Sin, Seng-Pan U,&nbsp; Rui Paulo Martins, &#8220;A 0.6V 8b 100MS\/s SAR ADC with Minimized DAC Capacitance and Switching Energy in 65nm CMOS&#8221;, <em>IEEE International Symposium on Circuits and Systems (ISCAS<\/em>),&nbsp; May 2013.<\/li>\n<li>Yun Du, Tao He, Yang Jiang, Sai-Weng Sin,&nbsp; Seng-Pan U,&nbsp; Rui Paulo Martins, &#8220;A Continuous-Time VCO-Assisted VCO-Based Sigma Delta Modulator with 76.6dB SNDR and 10MHz BW&#8221;, <em>IEEE International Symposium on Circuits and Systems (ISCAS),<\/em> May 2013.<\/li>\n<li>Jianyu Zhong, Yan Zhu, Sai-Weng Sin, Seng-Pan U, R. P. Martins, &#8220;Inter-Stage Gain Error Self-Calibration of a 31.5fJ 10b 470MS\/s Pipelined-SAR ADC&#8221;, <em>IEEE Asian Solid-State Circuit Conference \u2013 (A-SSCC),<\/em> 153-156, Nov 2012<\/li>\n<li>Zhijie Chen, Yang Jiang, Chenyan Cai, He-Gong Wei, Sai-Wen Sin, Seng-Peng U, Zhihua Wang, R. P. Martins, &#8220;A 22.4\u03bcW 80dB SNDR \u03a3\u0394 Modulator with Passive Analog Adder and SAR Quantizer for EMG Application&#8221;, <em>IEEE Asian Solid-State Circuit Conference \u2013 (A-SSCC),<\/em> 257-260, Nov 2012<\/li>\n<li>Si-Seng Wong, U-Fat Chio, Yan Zhu, Sai-Weng Sin, Seng-Pan U, R.P.Martins, \u201cA 2.3mW 10-bit 170MS\/s Two-Step Binary-Search Assisted Time-Interleaved SAR ADC,\u201d in Proc. of <em>IEEE Custom Integrated Circuits Conference \u2013 CICC, <\/em>Sept 2012 <strong>(<\/strong><strong><em>invited special issue in JSSC)<\/em><\/strong>.<\/li>\n<li>Rui Wang, U-Fat Chio, Sai-Weng Sin, Seng-Pan U, Zhihua Wang, Rui Paulo Martins, &#8221; A 12-Bit 110MS\/S 4-Stage Single-Opamp Pipelined SAR ADC with Ratio-Based GEC Technique&#8221;, in <em> IEEE European Solid-State Circuits Conference \u2013 ESSCIRC 201<\/em><em>2<\/em>, Sept 2012.<\/li>\n<li>Guohe Yin, He-Gong Wei, U-Fat Chio, Sai-Weng Sin, Seng-Pan U, Zhihua Wang, Rui Paulo Martins, A 0.024 mm2 4.9 fJ 10-bit 2 MS\/s SAR ADC in 65 nm CMOS &#8220;, in <em> IEEE European Solid-State Circuits Conference \u2013 ESSCIRC 201<\/em><em>2<\/em>, France, September 2012.<\/li>\n<li>Chen-Yan Cai, Yang Jiang, Sai-Weng Sin, Seng-Pan U and Rui. P. Martins, \u201cAn ELD Tracking Compensation Technique for Active-RC CT \u03a3\u0394 Modulators,\u201d in Proc. <em>IEEE International Midwest Symposium on Circuits and Systems \u2013 MWSCAS,<\/em> 1096 \u2013 1099, Aug 2012.<\/li>\n<li>Yan Zhu, Chi-Hang Chan, Sai-Weng Sin, Seng-Pan U, R.P.Martins, \u201cA 34fJ 10b 500 MS\/s Partial-Interleaving Pipelined SAR ADC,\u201d <em>2012 Symposium on VLSI Circuits Digest of Technical Papers,<\/em> page 90-91;13-15 June 2012, pp. 90-91, Jun 2012<\/li>\n<li>Chi-Hang Chan, Yan Zhu, Sai-Weng Sin, Seng-Pan U, R.P.Martins, \u201cA 3.8mW 8b 1GS\/s 2b\/cycle Interleaving SAR ADC with Compact DAC Structure,\u201d <em>2012 Symposium on VLSI Circuits Digest of Technical Papers<\/em>, pp. 86-87, Hawaii, Jun 2012.<strong><em> (with Travel Grant Award)<\/em><\/strong><\/li>\n<li>Tao He, Yang Jiang, Yun Du, Sai-Weng Sin, Seng-Pan U and Rui. P. Martins, \u201cA 10MHz BW 78dB DR CT \u03a3\u0394 Modulator with Novel Switched High Linearity VCO-Based Quantizer,\u201d in<em> 2012 IEEE International Symposium on Circuits and Systems (ISCAS)<\/em>, 65-69, May. 2012.<\/li>\n<li>Yun Du, Tao He, Yang Jiang, Sai-Weng Sin, Seng-Pan U, R. P. Martins, &#8220;A Robust NTF Zero Optimization Technique for Both Low and High OSRs Sigma-Delta Modulators&#8221;, <em>IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)<\/em>, 2012, pp. 29-32, 2012<\/li>\n<li>Tao He, Yun Du, Yang Jiang, Sai-Weng Sin, Seng-Pan U, R. P. Martins, &#8220;A DT 0-2 MASH Modulator with VCO-Based Quantizer for Enhanced Linearity,&#8221;, <em>IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)<\/em>, 2012, pp. 33-36, 2012<\/li>\n<li>Wen-Lan Wu, Sai-Weng Sin, Seng-Pan U, R. P. Martins, &#8220;A 10-bit SAR ADC With Two Redundant Decisions and Splitted-MSB-Cap DAC Array<em>&#8220;, IEEE ASIA Pacific Conference on Circuits and system (APCCAS)<\/em>, 2012<\/li>\n<li>Yan Zhu, Chi-Hang Chan, Sai-Weng Sin, Seng-Pan U, R.P.Martins, Franco Maloberti, \u201cA 35 fJ 10b 160 MS\/s Pipelined-SAR ADC with Decoupled Flip-Around MDAC and Self-Embedded Offset Cancellation,\u201d in <em>IEEE Asian Solid-State Circuit Conference \u2013 A-SSCC<\/em>, pp. 61-64, Nov 2011. <strong>(<em>Student Design Contest Winner<\/em>)<\/strong><\/li>\n<li>Chi-Hang Chan, Yan Zhu, U-Fat Chio, Sai-Weng Sin, Seng-Pan U, R.P.Martins, \u201cA Reconfigurable Low-Noise Dynamic Comparator with Offset Calibration in 90nm CMOS,\u201d in press in <em>IEEE Asian Solid-State Circuit Conference \u2013 A-SSCC<\/em>, pp. 233-236, Nov 2011.<\/li>\n<li>Si-Seng Wong, U-Fat Chio, Chi-Hang Chan, Hou-Lon Choi, Sai-Weng Sin, Seng-Pan U, R.P.Martins, \u201cA 4.8-bit ENOB 5-bit 500MS\/s Binary-Search ADC with Minimized Number of Comparators,\u201d in <em>IEEE Asian Solid-State Circuit Conference \u2013 A-SSCC, <\/em> 73-76, Nov 2011.<\/li>\n<li>Seng-Pan U, Sai-Weng Sin, Yan Zhu, U-Fat Chio, He-Gong Wei and, R. P. Martins, &#8221; Design Techniques for Nanometer Wideband Power-Efficient CMOS ADCs,\u201d in <em> of Proc. of IEEE International Symposium on Radio-Frequency Integration Technology \u2013 RFIT\u20192011<\/em>, pp. 173-176, Nov 2011.<\/li>\n<li>Arshad Hussain, Sai-Weng Sin, Seng-Pan U and Rui P. Martins, \u201cHybrid Loopfilter Sigma-Delta Modulator With NTF Zero Compensation,\u201d in <em>International SoC Design Conference \u2013 ISOCC,<\/em> 76-79, Nov 2011.<\/li>\n<li>Arshad Hussain, Sai-Weng Sin, Seng-Pan U and Rui P. Martins, \u201cNTF Zero Compensation Technique For Passive Sigma-Delta Modulator,\u201d in <em>IEEE Asia Pacific Conference on Postgraduate Research in Micro-electronics &amp; Electronics (PrimeAsia)<\/em>, pp. 82-85, Oct 2011.<\/li>\n<li>Yuan Fei, Sai-Weng Sin, Seng-Pan U and R. P. Martins, \u201cA Nonlinearity Digital Background Calibration Algorithm for 2.5bit\/stage Pipelined ADCs With Opamp Sharing Architecture,\u201d in <em>IEEE Asia Pacific Conference on Postgraduate Research in Micro-electronics &amp; Electronics (PrimeAsia)<\/em>, pp. 1-4, Oct 2011.<\/li>\n<li>Rui Wang, U-Fat Chio, Chi-Hang Chan, Li Ding, Sai-Weng Sin, Seng-Pan U, Zhihua Wang and R. P. Martins, \u201cA time-efficient dither-injection scheme for pipelined SAR ADC,\u201d in <em>IEEE Asia Pacific Conference on Postgraduate Research in Micro-electronics &amp; Electronics (PrimeAsia)<\/em>, pp. 9-12, Oct 2011.<\/li>\n<li>Bo Sun; U-Fat Chio; Chi-Seng Lam; Ning-Yi Dai; Man-Chung Wong; Chi-Kong Wong; Sai-Weng Sin; Seng-Pan U; R. P. Martins, \u201cA FPGA-Based Power Electronics Controller for Hybrid Active Power Filters,\u201d in <em>IEEE Asia Pacific Conference on Postgraduate Research in Micro-electronics &amp; Electronics (PrimeAsia)<\/em>, pp. 25-28, Oct 2011.<\/li>\n<li>U-Fat Chio, Chi-Hang Chan, Hou-Lon Choi, Sai-Weng Sin, Seng-Pan U, Rui Paulo Martins, &#8221; A 7-bit 300-MS\/s Subranging ADC with Embedded Threshold &amp; Gain-Loss Calibration&#8221;, in <em> IEEE European Solid-State Circuits Conference \u2013 ESSCIRC<\/em>, pp. 363-366, Sept 2011.<\/li>\n<li>Zhong Jian Yu, Yan Zhu, Sai-Weng Sin, Seng-Pan U, R.P.Martins, &#8220;A Multi-Merged-Switched Redundant Capacitive DACs for 2b\/cycle SAR ADC&#8221;, <em>IEEE Midwest Symposium on Circuits and Systems \u2013 MWSCAS<\/em>, Aug. 2011<\/li>\n<li>Chen-Yan Cai, Yang Jiang, Sai-Weng Sin, Seng-Pan U and Rui. P. Martins, \u201cA Passive Excess-Loop-Delay Compensation Technique for Gm-C Based Continuous-Time \u03a3\u0394 Modulators<em>,\u201d <\/em><em>IEEE Midwest Symposium on Circuits and Systems \u2013 MWSCAS<\/em>, Aug. 2011.<\/li>\n<li>Yang Jiang, Chen-Yan Cai, Sai-Weng Sin, Seng-Pan U and Rui P. Martins, \u201cClock-Jitter Sensitivity Reduction in CT \u03a3\u0394 Modulators Using Voltage-Crossing Detection DAC,\u201d <em>IEEE Midwest Symposium on Circuits and Systems \u2013 MWSCAS<\/em>, Aug. 2011<\/li>\n<li>Tao He, Yun Du, Yang Jiang, Sai-Weng Sin, Seng-Pan U and Rui P. Martins, \u201cA Dual-VCO-Based Quantizer with Highly Improved Linearity and Enlarged Dynamic Range,\u201d <em>IEEE International Midwest Symposium on Circuits and Systems \u2013 MWSCAS 2011<\/em>, Aug. 2011.<\/li>\n<li>Peng Zhang, Zhijie Chen, He-Gong Wei, U-Fat Chio, Sai-Weng Sin, Seng-Pan U, Rui Paulo Martins, Zhihua Wang, \u201cA Charge Pump Based Timing-Skew Calibration for Time-Interleaved ADC,\u201d <em>IEEE Midwest Symposium on Circuits and Systems \u2013 MWSCAS,<\/em> 2011.<\/li>\n<li>Zhijie Chen, Peng Zhang, Hegong Wei, Sai-Weng Sin, Seng-Pan U, Rui Paulo Martins, Zhihua Wang, \u201cNoise Shaping Implementation in Two-Step\/SAR ADC Architectures Based on Delayed Quantization Error,\u201d <em>IEEE Midwest Symposium on Circuits and Systems \u2013 MWSCAS<\/em>, Aug. 2011.<\/li>\n<li>Jianyu Zhong, Yan Zhu, Sai-Weng Sin, Seng-Pan U, Rui Paulo Martins, \u201cA Multi-Merged-Switched Redundant Capcitive DACs for 2b\/cycle SAR ADC,\u201d <em>IEEE International Midwest Symposium on Circuits and Systems \u2013 MWSCAS 2011<\/em>, Aug 2011.<\/li>\n<li>Bo Sun; Ning-Yi Dai; U-Fat Chio; Man-Chung Wong; Chi-Kong Wong; Sai-Weng Sin; Seng-Pan U; R. P. Martins, &#8220;FPGA-based Decoupled Double Synchronous Reference Frame PLL for Active Power Filters&#8221;, 2011 <em>6th IEEE Conference on Industrial Electronics and Applications (ICIEA)<\/em>, pp. 2145 \u2013 2150, 2011.<\/li>\n<li>He-Gong Wei, Chi-Hang Chan, U-Fat Chio, Sai-Weng Sin, Seng-Pan U, R. P. Martins and F. Maloberti, \u201cA 0.024mm2 8-bit 400 MS\/s SAR ADC with 2-bit per Cycle and Resistive DAC in 65 nm CMOS,\u201d in <em>IEEE International Solid-State Circuit Conference (ISSCC), <\/em>188-189, Feb 2011.<strong><em> (ISSCC Silk Road Award) <\/em><\/strong><\/li>\n<li>Yang Jiang, Kim-Fai Wong, Chen-Yan Cai, Sai-Weng Sin, Seng-Pan U and R. P. Martins, \u201cA Fixed-Pulse Shape Feedback Technique with reduced clock-jitter sensitivity in Continuous-Time sigma-delta modulators\u201d in <em> of <\/em><em>IEEE International Conference on Electronics, Circuits and Systems (ICECS)<\/em>, pp. 547-550, Dec, 2010.<\/li>\n<li>Guohe Yin, U-Fat Chio, He-Gong Wei, Sai-Weng Sin, Seng-Pan U, R.P. Martins, Zhihua Wang, \u201cAn Ultra Low Power 9-bit 1-MS\/s Pipelined SAR ADC for Bio-medical Applications\u201d in <em> of <\/em><em>IEEE International Conference on Electronics, Circuits an d Systems (ICECS)<\/em>, pp. 878-881, Dec, 2010.<\/li>\n<li>Yang Jiang, Kim-Fai Wong, Chen-Yan Cai, Sai-Weng Sin, Seng-Pan U and R. P. Martins, \u201cA Reduced Jitter-Sensitivity Clock Generation Technique for Continuous-Time \u03a3\u0394 Modulators,\u201d in <em> of IEEE Asia Pacific Conference on Circuit and Systems (APCCAS)<\/em>, pp. 1011-1014, Dec. 2010.<\/li>\n<li>Li Ding, Sai-Weng Sin, Seng-Pan U and R. P. Martins, \u201cAn Efficient DAC and Interstage Gain Error Calibration Technique For Multi-Bit Pipelined ADCs\u201d in <em> of IEEE Asia Pacific Conference on Circuit and Systems (APCCAS)<\/em>, pp. 208-211, Dec. 2010.<\/li>\n<li>He-Gong Wei, U-Fat Chio, Sai-Weng Sin, Seng-Pan U, R.P.Martins, \u201cA Process-insensitive Current-Controlled Delay Generator with Threshold Voltage Compensation,\u201d in <em>IEEE Asian Solid-State Circuit Conference (A-SSCC), <\/em> 221-224, Nov, 2010.<\/li>\n<li>Sai-Weng Sin, Li Ding, Yan Zhu, He-Gong Wei, Chi-Hang Chan, U-Fat Chio, Seng-Pan U, R.P.Martins and F. Maloberti, &#8220;An 11b 60MS\/S 2.1mW Two-Step Time-Interleaved SAR-ADC with Reused S&amp;H&#8221;, in <em> IEEE European Solid-State Circuits Conference \u2013 ESSCIRC<\/em>, pp. 218 &#8211; 221, Sept 2010.<\/li>\n<li>Yuan Fei, Sai-Weng Sin, Seng-Pan U and R. P. Martins, \u201cA Digital Background Nonlinearity Calibration Algorithm for Pipelined ADCs,\u201d <em>IEEE Asia Pacific Conference on Postgraduate Research in Micro-electronics &amp; Electronics (PrimeAsia)<\/em>, pp. 115-118, Sep 2010.<\/li>\n<li>Chi-Hang Chan, U-Fat Chio, Sai-Weng Sin, Seng-Pan U, R.P.Martins, \u201c<a href=\"http:\/\/www.umac.mo\/rectors_office\/docs\/ruimartins_cv\/publications\/conferences\/147.pdf\">A Threshold-Embedded Offset Calibration Technique for Inverter-Based Flash ADCs<\/a>,\u201d <em>IEEE International Midwest Symposium on Circuits and Systems \u2013 MWSCAS 2010<\/em>, pp. 489-492, Aug. 2010.<\/li>\n<li>Kim-Fai Wong, Sai-Weng Sin, Seng-Pan U, R.P.Martins, \u201c<a href=\"http:\/\/www.umac.mo\/rectors_office\/docs\/ruimartins_cv\/publications\/conferences\/146.pdf\">Level-Shifting Variable Current Charging Technique for High-Speed Comparator-Based Switched-Capacitor Circuits<\/a>,\u201d Proc. <em>IEEE International Midwest Symposium on Circuits and Systems \u2013 MWSCAS 2010<\/em>, pp. 566-569, Aug. 2010.<\/li>\n<li>Si-Seng Wong, U-Fat Chio, Hou-Lon Choi, Chi-Hang Chan, Sai-Weng Sin, Seng-Pan U, R.P.Martins, \u201c<a href=\"http:\/\/www.umac.mo\/rectors_office\/docs\/ruimartins_cv\/publications\/conferences\/145.pdf\">A Power Effective 5-bit 600 MS\/s Binary-Search ADC with Simplified Switching<\/a>,\u201d in Proc. <em>IEEE International Midwest Symposium on Circuits and Systems \u2013 MWSCAS 2010<\/em>, pp. 29-32, Aug. 2010.<\/li>\n<li>Yan Zhu, Chi-Hang Chan, U-Fat Chio, Sai-Weng Sin, Seng-Pan U, R.P.Martins, \u201c<a href=\"http:\/\/www.umac.mo\/rectors_office\/docs\/ruimartins_cv\/publications\/conferences\/144.pdf\">Parasitics Nonlinearity Cancellation Technique for Split DAC Architecture by Using Capacitive Charge-Pump<\/a>,\u201d in Proc. <em>IEEE International Midwest Symposium on Circuits and Systems \u2013 MWSCAS 2010<\/em>, pp. 889-892, Aug. 2010.<\/li>\n<li>Li Ding, Sai-Weng Sin, Seng-Pan U, P.Martins, \u201cA Background Amplifier Offset Calibration Technique for High Resolution Pipelined ADC\u201d, in<em> 2010 IEEE <\/em><em>International NEWCAS Conference<\/em>, pp. 41-44, Jun. 2010.<\/li>\n<li>Yan Zhu, Chi-Hang Chan, U-Fat Chio, Sai-Weng Sin, Seng-Pan U, Rui Paulo Martins, \u201cA Voltage Feedback Charge Compensation Technique for Split DAC Architecture in SAR ADCs\u201d, in<em> 2010 IEEE International Symposium on Circuits and Systems (ISCAS)<\/em>. 607-611, May. 2010.<\/li>\n<li>Li Ding, Sai-Weng Sin, Seng-Pan U, P.Martins, \u201cA Noise-Insensitive Offset Calibration Technique for Time Interleaved SAR ADC\u201d, in <em>2010 IEEE Latin-American Symposium on Circuits and Systems (LASCAS), <\/em>Feb 2010.<\/li>\n<li>U-Fat Chio, Hou-Lon Choi, Chi-Hang Chan, Si-Seng Wong, Sai-Weng Sin, Seng-Pan U, R. P. Martins, \u201cComparator-Based Successive Folding ADC,\u201d <em>IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia)<\/em>, pp. 117-120, Nov. 2009. <strong><em>(Bronze Leaf Certificate)<\/em><\/strong><\/li>\n<li>Sai-Weng Sin, He-Gong Wei, U-Fat Chio, Yan Zhu, Seng-Pan U, R.P. Martins and Franco Maloberti, &#8221; On-Chip Small Capacitor Mismatches Measurement Technique using Beta-Multiplier-Biased Ring Oscillator,\u201d in <em> of<\/em> <em>2009 IEEE Asian Solid-State Circuit Conference (A-SSCC)<\/em>, pp. 49-52, Nov 2009.<\/li>\n<li>Si-Seng Wong, Yan Zhu, Chi-Hang Chan, U-Fat Chio, Sai-Weng Sin, Seng-Pan U, R. P. Martins<strong>, \u201c<\/strong>Parasitic Calibration by Two-Step Ratio Approaching Techinque for Split Capacitor Array SAR ADCs,<strong>\u201d <\/strong>in Proc. of <em>2009 International SoC Design Conference (ISOCC)<\/em>, invited, pp. 333-336, Nov. 2009.<\/li>\n<li>Chi-Hang Chan, Yan Zhu, U-Fat Chio, Sai-Weng Sin, Seng-Pan U, R.P.Martins,<strong> \u201c<\/strong>A Voltage-Controlled Capacitance Offset Calibration Technique for High Resolution Dynamic Comparator,<strong>\u201d <\/strong>in Proc. of <em>2009 International SoC Design Conference (ISOCC)<\/em>, invited, pp. 392-395, Nov. 2009.<\/li>\n<li>Kim-Fai Wong, Sai-Weng Sin, Seng-Pan U and R.P. Martins, &#8221; A Modified Charging Algorithm for Comparator-Based Switched-Capacitor Circuits,\u201d in of<em> 2009 Midwest Symposium on Circuits and Systems (MWSCAS)<\/em>, pp. 86-89, Aug. 2009.<\/li>\n<li>He-Gong Wei, U-Fat Chio, Yan Zhu, Sai-Weng Sin, Seng-Pan U and R.P. Martins, &#8221; A Process- and Temperature- insensitive Current-Controlled Delay Generator for Sampled-Data Systems,\u201d in <em> of IEEE Asia Pacific Conference on Circuit and Systems (APCCAS)<\/em>, pp. 1192-1195, Dec. 2008.<\/li>\n<li>U-Fat Chio, He-Gong Wei, Yan Zhu, Sai-Weng Sin, Seng-Pan U and R.P. Martins, &#8221; A Self-Timing Switch-Driving Register by Precharge-Evaluate Logic for High-Speed SAR ADCs\u201d in <em> of IEEE Asia Pacific Conference on Circuit and Systems (APCCAS)<\/em>, pp. 1164-1167, Dec. 2008.<\/li>\n<li>Li Ding, Sio Chan, Kim-Fai Wong, Sai-Weng Sin, Seng-Pan U and R.P. Martins, &#8221; A Pseudo-Differential Comparator-Based Pipelined ADC with Common Mode Feed Forward Technique\u201d in <em> of IEEE Asia Pacific Conference on Circuit and Systems (APCCAS)<\/em>, pp. 276-279, Dec. 2008.<\/li>\n<li>Yan Zhu, U-Fat Chio, He-Gong Wei, Sai-Weng Sin, Seng-Pan U and R.P. Martins, &#8221; Linearity Analysis on a Series-Split Capacitor Array for High-Speed SAR ADCs,\u201d in <em> of 2008 Midwest Symposium on Circuits and Systems (MWSCAS)<\/em>, pp. 922-925, Aug 2008.<\/li>\n<li>Yan Zhu, U-Fat Chio, He-Gong Wei, Sai-Weng Sin, Seng-Pan U and R.P. Martins, &#8220;A Power-Efficient Capacitor Structure for High-Speed Charge Recycling SAR ADCs,\u201d in <em> of 2008 IEEE International Conference on Electronics, Circuits and Systems (ICECS)<\/em>, pp. 642-645, Aug 2008.<\/li>\n<li>He-Gong Wei, U-Fat Chio, Yan Zhu, Sai-Weng Sin, Seng-Pan U and R.P. Martins, \u201cA Power Scalable 6-bit 1.2GS\/s Flash ADC with Power on\/off Track-and-Hold and Preamplifier\u201d, in <em> of 2008 IEEE International Symposium on Circuits and Systems (ISCAS)<\/em>, pp. 5-8, Seattle, USA, May 2008.<\/li>\n<li>Sai-Weng Sin, Seng-Pan U and R.P.Martins, \u201cNovel Timing-Skew-Insensitive, Multi-phase Clock Generation Scheme for Parallel DAC and N-Path Filter\u201d, in <em>Proceedings<\/em> of<em> RIUPEEEC<\/em>, pp.133-136, Macao, China, July 2006. <strong><em>(Paper with Certificate of Merit)<\/em><\/strong><\/li>\n<li>Jun-Xia Ma<em>,<\/em> Sai-Weng Sin, Seng-Pan U, and R.P.Martins, \u201cA 1.8V 1.056GS\/s 6-b Flash-Interpolation ADC for MB-OFDM UWB Applications\u201d, in <em>Proceedings of RIUPEEEC<\/em>, pp.105-108, Macao, China, July 2006.<\/li>\n<li>Sai-Weng Sin, Seng-Pan U and R. P. Martins, \u201cA novel low-voltage finite-gain compensation technique for high-speed reset- and switched-opamp circuits,\u201d in<em> Proceedings of 2006 IEEE International Symposium on Circuits and Systems &#8211; ISCAS&#8217;2006<\/em>, p. 3794-3797, May 2006.<\/li>\n<li>Jun-Xia Ma, Sai-Weng Sin, Seng-Pan U and R. P. Martins, \u201cA Power-Efficient 1.056 GS\/s Resolution-Switchable 5-bit\/6-bit Flash ADC for UWB Applications,\u201d in<em> Proceedings of 2006 IEEE International Symposium on Circuits and Systems &#8211; ISCAS&#8217;2006<\/em>, p. 4305-4308, May 2006.<\/li>\n<li>Sai-Weng Sin, Seng-Pan U, and R.P.Martins, \u201cNovel Low-Voltage Circuit Techniques for Fully-Differential Reset- and Switched-Opamps,\u201d in <em>Proceedings of PRIME&#8217;2005<\/em>, 2<em>, <\/em>p. 398-401, July 2005.<\/li>\n<li>Sai-Weng Sin, Seng-Pan U, and R.P.Martins, &#8220;A Novel Low-Voltage Cross-Coupled Passive Sampling Branch for Reset- and Switched-Opamp Circuits,\u201d in <em>Proceeding<\/em><em>s<\/em> <em>of<\/em> <em>2005<\/em> <em>IEEE International Symposium on Circuits and Systems &#8211; ISCAS&#8217;2005<\/em>, 1585-1588, May 2005.<\/li>\n<li>Sai-Weng Sin, Seng-Pan U, and R.P.Martins, &#8220;A Novel Very Low-Voltage SC-CMFB Technique for Fully-Differential Reset-Opamp Circuits,\u201d in <em>Proceeding<\/em><em>s<\/em><em> of<\/em> <em>2005<\/em> <em>IEEE International Symposium on Circuits and Systems &#8211; ISCAS&#8217;2005<\/em>, 1581-1584, May 2005.<\/li>\n<li>Sai-Weng Sin, Seng-Pan U and R.P.Martins, \u201cNovel low jitter multi-phase clock generation scheme for parallel analog-to-digital conversion systems,\u201din <em>Proceeding<\/em><em>s of<\/em> <em>2004<\/em> <em>IEEJ International Analog VLSI Workshop, <\/em>1, pp. 172 \u2013 175 <em>, <\/em>Oct 2004<em>.<\/em><\/li>\n<li>Sai-Weng Sin, Seng-Pan U, and R.P.Martins, &#8221; A Generalized Timing-Skew-Free, Multi-Phase Clock Generation Platform for Parallel Sampled-Data Systems,\u201d in <em>Proceeding<\/em><em>s<\/em><em> of<\/em> 2004 <em>IEEE International Symposium on Circuits and Systems &#8211; ISCAS&#8217;2004, <\/em>1, pp. I-369 \u2013 I-372 <em>, <\/em>May 2004.<\/li>\n<li>Sai-Weng Sin, Seng-Pan U, and R.P.Martins, &#8221; Timing-Mismatch Analysis in High-Speed Analog Front-End with Nonuniformly Holding Output,\u201d in <em>Proceedings of IEEE International Symposium on Circuits and Systems 2003 &#8211; ISCAS&#8217;2003,<\/em> 1, pp. I-129 \u2013 I-132, May 2003.<\/li>\n<li>Seng-Pan U, Sai-Weng Sin and R.P.Martins, &#8221; Spectra Analysis of Nonuniformly Holding Signals for Time-Interleaved Systems with Timing Mismatches,&#8221; in <em>Proceeding<\/em><em>s of<\/em><em> IEEE Instrumentation and Measurement Technology Conference &#8211; IMTC&#8217;2003<\/em>, vol. 2, pp. 1298-1301, May 2003.<\/li>\n<li>Sai-Weng Sin, Seng-Pan U and R.P.Martins, &#8220;Quantitative Noise Analysis of Jitter-Induced Non-Uniformly Sampled-And-Held Signals,&#8221; in <em>Proceeding<\/em><em>s of<\/em><em> IEEE International Conference on Acoustics, Speech and Signal Processing \u2013 \u201cICASSP&#8217;2003&#8243;,<\/em> 6, pp. VI-253 &#8211; 256, April 2003.<\/li>\n<li>Sin Sai Weng, Lai Keng Chong, Chiang Kuok Vai, Choi Wai Wa, W.Tam and R.P.Martins, &#8220;An analytical linearization method for CMOS MMIC power amplifier using Multiple Gated Transistors,&#8221; in <em>Proceeding<\/em><em>s of<\/em><em> IEEE International Conference on ASIC &#8211; ASICON\u20192001<\/em>, pp.670-672, Oct. 2001.<\/li>\n<li>Sin Sai Weng, Lai Keng Chong, Chiang Kuok Vai, Choi Wai Wa, K. W. Tam and R. P. Martins, \u201cA New IMD3 Reduction Approach based on Composite Effect of <em>g&#8221;<sub>m<\/sub><\/em> and <em>g&#8221;<sub>ds<\/sub><\/em>,\u201d in <em>Proceedings of IEEE CAS Workshop on Wireless Communications and Networking, South Bend, Indiana, USA, Aug., 2001<\/em>.<\/li>\n<\/ol>\n<h4 class=\"H4\">Conference Presentations<\/h4>\n<ol>\n<li>Ji-Xuan Li, Sai-Weng Sin, Chi-Seng Lam, U-Fat Chio, Ya-Jie Wu, Rui Paulo Martins, \u201cDigital Battery Management Unit with Built-In Resistance Compensation, Modulated Frequency Detection and Multi-Mode Protection for Fast, Efficient and Safe Charging&#8221;, in <em>IEEE International Symposium on Integrated Circuits and Systems<\/em>, Aug 2020.<\/li>\n<li>Wen-Liang Zeng, Yuan Ren, Chi-Seng Lam, Sai-Weng Sin, Weng-Keong Che, Ran Ding, Rui Paulo Martins, &#8221; A 470-nA Quiescent Current and 92.7%\/94.7% Efficiency DCT\/PWM Control Buck Converter With Seamless Mode Selection for IoT Application&#8221;, in <em>IEEE International Symposium on Integrated Circuits and Systems<\/em>, Aug 2020.<\/li>\n<li>Wen-Liang Zeng, Edoardo Bonizzoni, Chi-Wa U, Chi-Seng Lam, Sai-Weng Sin, U-Fat Chio, Franco Maloberti, Rui Paulo Martins, &#8221; A SAR-ADC-Assisted DC-DC Buck Converter with Fast Transient Recovery&#8221;, in <em>IEEE International Symposium on Integrated Circuits and Systems<\/em>, Aug 2020.<\/li>\n<li>Dongyang Jiang, Liang Qi, Sai-Weng Sin, Franco Maloberti, R.P.Martins, \u201cA 5MHz-BW, 86.1dB-SNDR 4X Time-Interleaved 2nd-order \u0394\u03a3 Modulator with Digital Feedforward Extrapolation in 28nm,\u201d in <em>Student Research Preview, International Solid-State Circuits Conference (ISSCC-SRP)<\/em> Feb 2020.<\/li>\n<li>Wen-Liang Zeng, Z. Y. Lin, Chi-Seng Lam, Man-Kay Law, Sai-Weng Sin, Franco Maloberti, Man-Chung Wong, and R. P. Martins, \u201cDesign of KY Converter With Constant On-Time Control Under DCM Operation\u201d in <em>IEEE International Symposium on Integrated Circuits and Systems<\/em>, Aug 2019.<\/li>\n<li>Mingqiang Guo, Jiaji Mao, Sai-Weng Sin, Hegong Wei, R.P.Martins, \u201cA 10b 5GS\/s 29mW Time-interleaved SAR ADC in 28nm CMOS with Phase Mismatch Calibration Achieving 47.2dB SNDR at 4GHz Input,\u201d in <em>Student Research Preview, International Solid-State Circuits Conference (ISSCC-SRP)<\/em> Feb 2019.<\/li>\n<li>Wen-Liang Zeng, Chi-Seng Lam, Sai-Weng Sin, Franco Maloberti, Man-Chung Wong, Rui Paulo Martins, &#8220;A 220-MHz Bondwire-Based Fully-Integrated KY Converter with Fast Transient Response under DCM Operation &#8221; in <em>IEEE International Symposium on Integrated Circuits and Systems<\/em>, Sept 2018.<\/li>\n<li>Da Feng, Edoardo Bonizzoni, Franco Maloberti, Sai-Weng Sin and R. P. Martins, \u201cA 10-MHz Bandwidth Two-Path Third-Order SD Modulator with Cross-Coupling Branches\u201d in <em>IEEE International Symposium on Integrated Circuits and Systems<\/em>, Sept 2018.<\/li>\n<li>Jiaji Mao, Mingqiang Guo, Sai-Weng Sin, R.P.Martins, \u201cA 14-bit Split-Pipeline ADC with Self-Adjusted Opamp-Sharing Duty-Cycle and Bias Current,\u201d in <em>IEEE International Symposium on Integrated Circuits and Systems<\/em>, Sept 2018.<\/li>\n<li>Ya-Jie Wu, Chi-Seng Lam, Man-Chung Wong, Sai-Weng Sin and R. P. Martins, \u201cA Reconfigurable and Extendable Digital Architecture for Mixed Signal Power Electronics Controller\u201d in <em>IEEE International Symposium on Integrated Circuits and Systems<\/em>, Sept 2018.<\/li>\n<li>Jiaji Mao, Mingqiang Guo, Sai-Weng Sin, R.P.Martins, \u201cA 14 bit Split Pipeline ADC with self-adjusted opamp-sharing duty cycle,\u201d in <em>Student Research Preview, International Solid-State Circuits Conference (ISSCC-SRP)<\/em> Feb 2018.<\/li>\n<li>Liang Qi, Sai-Weng Sin, Seng-Pan U, Franco Maloberti, Rui Paulo Martins, &#8221; A 12.5-ENOB 5MHz BW 4.2mW DT Multirate 2-1 MASH \u0394\u03a3 Modulator with Horizontal\/VerticalOpamp Sharing in 65nm CMOS &#8221; in <em>Student Research Preview, International Solid-State Circuits Conference (ISSCC-SRP)<\/em> Feb 2016.<\/li>\n<li>Jianyu Zhong, Yan Zhu, Chi-Hang Chan, Sai-Weng Sin, Seng-Pan U, R. P. Martins, \u201cA 12b 180MS\/s 0.068mm2 Full-Calibration-Integrated Pipelined-SAR ADC&#8221; in <em>Student Research Preview, International Solid-State Circuits Conference (ISSCC-SRP)<\/em> Feb 2015.<\/li>\n<\/ol>\n<hr size=\"1\" width=\"100%\">\n<p><a name=\"affiliation\"><\/a><\/p>\n<h3>Professional Affiliations<\/h3>\n<ul>\n<li><strong>Senior Member,<\/strong> The Institute of Electrical and Electronics Engineers (IEEE)<\/li>\n<\/ul>\n<hr size=\"1\" width=\"100%\">\n<p><a name=\"contact\"><\/a><\/p>\n<h3>Contact Details<\/h3>\n<p>State-Key Laboratory of Analog and Mixed-Signal VLSI<br>\nUniversity of Macau, N21<br>\nAvenida da Universidade, Taipa,<br>\nMacau, China<\/p>\n<p>Room: N21-3007<br>\nTelephone: (853) 8822-8795<br>\nFax: (853) 8397-8797<br>\nEmail: terryssw<img decoding=\"async\" class=\"umemail_image\" src=\"\/image\/um.edu.mo.png\" align=\"absbottom\" border=\"0\"><\/p>\n<p>&nbsp;<\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t<\/div>\n\t\t","protected":false},"excerpt":{"rendered":"<p>Sai Weng SIN, Terry\u51bc\u4e16\u69ae Associate Professor Associate Head of Department of Electrical and Computer Engineering (ECE) Academic Qualification Ph.D. in Electrical and Electronics Engineering, Faculty of Science and Technology, University of Macau, China (2008) M.Sc. in Electrical and Electronics Engineering, Faculty of Science and Technology, University of Macau, China (2003) B.Sc. in Electrical and Electronics &hellip; <\/p>\n<p class=\"link-more\"><a href=\"https:\/\/www.fst.um.edu.mo\/personal\/terryssw\/\" class=\"more-link\">Continue reading<span class=\"screen-reader-text\"> &#8220;Sai Weng SIN&#8221;<\/span><\/a><\/p>\n","protected":false},"author":65,"featured_media":0,"parent":0,"menu_order":0,"comment_status":"closed","ping_status":"closed","template":"elementor_canvas","meta":{"footnotes":"","_links_to":"","_links_to_target":""},"class_list":["post-1046","page","type-page","status-publish","hentry","entry"],"_links":{"self":[{"href":"https:\/\/www.fst.um.edu.mo\/personal\/wp-json\/wp\/v2\/pages\/1046","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/www.fst.um.edu.mo\/personal\/wp-json\/wp\/v2\/pages"}],"about":[{"href":"https:\/\/www.fst.um.edu.mo\/personal\/wp-json\/wp\/v2\/types\/page"}],"author":[{"embeddable":true,"href":"https:\/\/www.fst.um.edu.mo\/personal\/wp-json\/wp\/v2\/users\/65"}],"replies":[{"embeddable":true,"href":"https:\/\/www.fst.um.edu.mo\/personal\/wp-json\/wp\/v2\/comments?post=1046"}],"version-history":[{"count":10,"href":"https:\/\/www.fst.um.edu.mo\/personal\/wp-json\/wp\/v2\/pages\/1046\/revisions"}],"predecessor-version":[{"id":11401,"href":"https:\/\/www.fst.um.edu.mo\/personal\/wp-json\/wp\/v2\/pages\/1046\/revisions\/11401"}],"wp:attachment":[{"href":"https:\/\/www.fst.um.edu.mo\/personal\/wp-json\/wp\/v2\/media?parent=1046"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}