{"id":4213,"date":"2020-09-11T10:39:21","date_gmt":"2020-09-11T02:39:21","guid":{"rendered":"https:\/\/www.fst.um.edu.mo\/personal\/?page_id=4213"},"modified":"2026-03-02T15:09:50","modified_gmt":"2026-03-02T07:09:50","slug":"publication","status":"publish","type":"page","link":"https:\/\/www.fst.um.edu.mo\/personal\/junyin\/publication\/","title":{"rendered":"Publication"},"content":{"rendered":"\t\t<div data-elementor-type=\"wp-page\" data-elementor-id=\"4213\" class=\"elementor elementor-4213\" data-elementor-post-type=\"page\">\n\t\t\t\t\t\t<section data-particle_enable=\"false\" data-particle-mobile-disabled=\"false\" class=\"elementor-section elementor-top-section elementor-element elementor-element-62e393e elementor-section-full_width elementor-section-height-default elementor-section-height-default\" data-id=\"62e393e\" data-element_type=\"section\">\n\t\t\t\t\t\t<div class=\"elementor-container elementor-column-gap-default\">\n\t\t\t\t\t<div class=\"elementor-column elementor-col-100 elementor-top-column elementor-element elementor-element-1cc0de7\" data-id=\"1cc0de7\" data-element_type=\"column\">\n\t\t\t<div class=\"elementor-widget-wrap elementor-element-populated\">\n\t\t\t\t\t\t<div class=\"elementor-element elementor-element-f4fa311 elementor-widget elementor-widget-image\" data-id=\"f4fa311\" data-element_type=\"widget\" data-widget_type=\"image.default\">\n\t\t\t\t<div class=\"elementor-widget-container\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<img fetchpriority=\"high\" decoding=\"async\" width=\"2500\" height=\"475\" src=\"https:\/\/www.fst.um.edu.mo\/personal\/wp-content\/uploads\/2020\/09\/umcampus_1.jpg\" class=\"attachment-full size-full wp-image-4209\" alt=\"\" srcset=\"https:\/\/www.fst.um.edu.mo\/personal\/wp-content\/uploads\/2020\/09\/umcampus_1.jpg 2500w, https:\/\/www.fst.um.edu.mo\/personal\/wp-content\/uploads\/2020\/09\/umcampus_1-300x57.jpg 300w, https:\/\/www.fst.um.edu.mo\/personal\/wp-content\/uploads\/2020\/09\/umcampus_1-1024x195.jpg 1024w, https:\/\/www.fst.um.edu.mo\/personal\/wp-content\/uploads\/2020\/09\/umcampus_1-768x146.jpg 768w, https:\/\/www.fst.um.edu.mo\/personal\/wp-content\/uploads\/2020\/09\/umcampus_1-1536x292.jpg 1536w, https:\/\/www.fst.um.edu.mo\/personal\/wp-content\/uploads\/2020\/09\/umcampus_1-2048x389.jpg 2048w, https:\/\/www.fst.um.edu.mo\/personal\/wp-content\/uploads\/2020\/09\/umcampus_1-1568x298.jpg 1568w\" sizes=\"(max-width: 2500px) 100vw, 2500px\" \/>\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t<section data-particle_enable=\"false\" data-particle-mobile-disabled=\"false\" class=\"elementor-section elementor-top-section elementor-element elementor-element-400fd2c elementor-section-boxed elementor-section-height-default elementor-section-height-default\" data-id=\"400fd2c\" data-element_type=\"section\">\n\t\t\t\t\t\t<div class=\"elementor-container elementor-column-gap-default\">\n\t\t\t\t\t<div class=\"elementor-column elementor-col-100 elementor-top-column elementor-element elementor-element-6e9490d\" data-id=\"6e9490d\" data-element_type=\"column\">\n\t\t\t<div class=\"elementor-widget-wrap elementor-element-populated\">\n\t\t\t\t\t\t<div class=\"elementor-element elementor-element-9416ff7 elementor-widget elementor-widget-text-editor\" data-id=\"9416ff7\" data-element_type=\"widget\" data-widget_type=\"text-editor.default\">\n\t\t\t\t<div class=\"elementor-widget-container\">\n\t\t\t\t\t\t\t\t\t<h5><strong><a href=\"https:\/\/www.fst.um.edu.mo\/personal\/junyin\/\">Home<\/a>\u00a0 \u00a0 \u00a0 \u00a0 \u00a0<a href=\"https:\/\/www.fst.um.edu.mo\/personal\/junyin\/publication\/\">Selected Publication<\/a><\/strong><\/h5>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t<section data-particle_enable=\"false\" data-particle-mobile-disabled=\"false\" class=\"elementor-section elementor-top-section elementor-element elementor-element-2c8be19 elementor-section-boxed elementor-section-height-default elementor-section-height-default\" data-id=\"2c8be19\" data-element_type=\"section\">\n\t\t\t\t\t\t<div class=\"elementor-container elementor-column-gap-default\">\n\t\t\t\t\t<div class=\"elementor-column elementor-col-100 elementor-top-column elementor-element elementor-element-756413e\" data-id=\"756413e\" data-element_type=\"column\">\n\t\t\t<div class=\"elementor-widget-wrap elementor-element-populated\">\n\t\t\t\t\t\t<div class=\"elementor-element elementor-element-460fd03 elementor-widget elementor-widget-heading\" data-id=\"460fd03\" data-element_type=\"widget\" data-widget_type=\"heading.default\">\n\t\t\t\t<div class=\"elementor-widget-container\">\n\t\t\t\t\t<h5 class=\"elementor-heading-title elementor-size-default\">Journal<\/h5>\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t<section data-particle_enable=\"false\" data-particle-mobile-disabled=\"false\" class=\"elementor-section elementor-top-section elementor-element elementor-element-4c7100e elementor-section-boxed elementor-section-height-default elementor-section-height-default\" data-id=\"4c7100e\" data-element_type=\"section\">\n\t\t\t\t\t\t<div class=\"elementor-container elementor-column-gap-default\">\n\t\t\t\t\t<div class=\"elementor-column elementor-col-100 elementor-top-column elementor-element elementor-element-ddea35f\" data-id=\"ddea35f\" data-element_type=\"column\">\n\t\t\t<div class=\"elementor-widget-wrap elementor-element-populated\">\n\t\t\t\t\t\t<div class=\"elementor-element elementor-element-6dc6e3f elementor-widget elementor-widget-text-editor\" data-id=\"6dc6e3f\" data-element_type=\"widget\" data-widget_type=\"text-editor.default\">\n\t\t\t\t<div class=\"elementor-widget-container\">\n\t\t\t\t\t\t\t\t\t<p><span style=\"color: #000000\"><strong>Journal paper highlights:<\/strong><\/span><\/p><p><span style=\"color: #000000\"><strong>JSSC<\/strong> (16 papers): [J04], [J05], [J06], [J09], [J12], [J13], [J15], [J17], [J19], [J23], [J29], [J42], [J44], [J45], [J51], [J53]<\/span><\/p><p><span style=\"color: #000000\"><strong>TCAS-I<\/strong> (10 paper): [J25], [J30], [J36], [J37], [J38], [J40], [J41], [J46], [J50], [J54]<\/span><\/p><p><span style=\"color: #000000\"><strong>TCAS-II<\/strong> (13 papers): [J08], [J12], [J14], [J20], [J21], [J22], [J26], [J32], [J33], [J34], [J43], [J47], [J48]<\/span><\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t<section data-particle_enable=\"false\" data-particle-mobile-disabled=\"false\" class=\"elementor-section elementor-top-section elementor-element elementor-element-b0b228a elementor-section-boxed elementor-section-height-default elementor-section-height-default\" data-id=\"b0b228a\" data-element_type=\"section\">\n\t\t\t\t\t\t<div class=\"elementor-container elementor-column-gap-default\">\n\t\t\t\t\t<div class=\"elementor-column elementor-col-100 elementor-top-column elementor-element elementor-element-2dc5edf\" data-id=\"2dc5edf\" data-element_type=\"column\">\n\t\t\t<div class=\"elementor-widget-wrap elementor-element-populated\">\n\t\t\t\t\t\t<div class=\"elementor-element elementor-element-2c01f76 elementor-widget elementor-widget-text-editor\" data-id=\"2c01f76\" data-element_type=\"widget\" data-widget_type=\"text-editor.default\">\n\t\t\t\t<div class=\"elementor-widget-container\">\n\t\t\t\t\t\t\t\t\t<p><span style=\"color: #000000\">[J54] Xiangxun Zhan, Pui-In Mak, Rui P Martins, Jun Yin, &#8220;A Low Phase Noise Circular-Coupled Quad-Core Oscillator Employing Dual-Path Synchronization Technique,&#8221; <em><strong>IEEE\u00a0Transactions on Circuits and Systems I: Regular Papers (TCAS-I)<\/strong><\/em>, <span style=\"font-size: 15pt\"><span style=\"color: #000000;font-weight: var( --e-global-typography-text-font-weight )\">vol. xx, no. xx, pp. xxxx-xxxx, xxx. 2026.<\/span><\/span> [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/document\/11395296\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[J53] Haoran Li, Jinge Li, Xueying Jiang, Xi Meng, Pui-In Mak, Rui P. Martins, Jun Yin, <\/span><span style=\"color: #000000\">&#8220;A Low-Jitter mm-Wave Fractional-N Sub-Sampling PLL Using a Polarity-Reversible SSPD for DTC Range Reduction,&#8221; <strong style=\"color: #000000;font-size: 15pt\"><em>IEEE Journal of Solid-State Circuits (JSSC)<\/em><\/strong><span style=\"font-size: 15pt;font-weight: var( --e-global-typography-text-font-weight )\">, vol. xx, no. xx, pp. xxx<\/span><span style=\"font-size: 20px\">-xxx<\/span><span style=\"font-size: 15pt;font-weight: var( --e-global-typography-text-font-weight )\">, xxx. xxxx. [Download][<\/span><span style=\"color: #0000ff;font-size: 15pt;font-weight: var( --e-global-typography-text-font-weight )\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/document\/11251370\">IEEE Xplore link<\/a><\/span><span style=\"color: #000000;font-size: 15pt;font-weight: var( --e-global-typography-text-font-weight )\">]<\/span><\/span><\/p><p><span style=\"color: #000000\">[J52] Xi Meng, Haoran Li, Peng Chen, Jun Yin, Rui P. Martins, Pui-In Mak<\/span><span style=\"color: #000000\">, &#8220;An 18.4 GHz Low-Jitter and Fast-Locking Fractional-N Digital PLL Using Function-Reused TDC and Path-Selection BBPDs,&#8221; <strong><em>IEEE Transactions on Microwave Theory and Techniques<\/em><\/strong><\/span><em style=\"color: #000000\"><span style=\"font-weight: bolder\"> (T-MTT)<\/span><\/em><span style=\"color: #000000\">,\u00a0<\/span><span style=\"color: #000000;font-size: 15pt\">vol. 73, no. 11, pp. 8929-8941, Nov. 2025.<\/span><span style=\"color: #000000\">\u00a0[Download][<\/span><span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/11130402\">IEEE Xplore link<\/a><\/span><span style=\"color: #000000\">]<\/span><\/p><p><span style=\"color: #000000\">[J51] Yue Wu, Yatao Peng, Andrea Ruffino, Jad Benserhir, Jun Yin, Rui P. Martins, Pui-In Mak, Edoardo Charbon,\u00a0<\/span><span style=\"color: #000000\">&#8220;A Cryo-CMOS Wideband Mode-Switching Class-F VCO With Harmonic-Resonance Self-Alignment,&#8221; <strong style=\"color: #000000;font-size: 15pt\"><em>IEEE Journal of Solid-State Circuits (JSSC)<\/em><\/strong><span style=\"font-size: 15pt;font-weight: var( --e-global-typography-text-font-weight )\">, vol. 60, no. 10, pp. 3859<\/span><span style=\"font-size: 20px\">-3875<\/span><span style=\"font-size: 15pt;font-weight: var( --e-global-typography-text-font-weight )\">, Oct. 2025. [Download][<\/span><span style=\"color: #0000ff;font-size: 15pt;font-weight: var( --e-global-typography-text-font-weight )\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/document\/10944771\">IEEE Xplore link<\/a><\/span><span style=\"color: #000000;font-size: 15pt;font-weight: var( --e-global-typography-text-font-weight )\">]<\/span><\/span><\/p><p><span style=\"color: #000000\">[J50] Jian Yang, Tailong Xu, Xi Meng, Zhenghao Li, Jun Yin, Rui P Martins, Pui-In Mak, Quan Pan, &#8220;Design and Analysis of a Type-II Sampling PLL With Automatic Frequency and Phase Calibrations Achieving 0.62-\u03bcs Locking Time,&#8221; <em><strong>IEEE\u00a0Transactions on Circuits and Systems I: Regular Papers (TCAS-I)<\/strong><\/em>, <span style=\"font-size: 15pt\"><span style=\"color: #000000;font-weight: var( --e-global-typography-text-font-weight )\">vol. 72, no. 9, pp. 4584-4596, Sep. 2025.<\/span><\/span> [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/10844887\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[J49] Jian Yang, Yi Peng, Jun Yin, Pui-In Mak, Quan Pan, &#8220;A 50-Gb\/s 1.35-pJ\/b PAM-4 VCSEL Transmitter With Three-Tap Asymmetric FFE and Current-Reuse Technique in 40-nm CMOS,&#8221; <strong><em>IEEE Transactions on Microwave Theory and Techniques<\/em><\/strong><\/span><em style=\"color: #000000\"><span style=\"font-weight: bolder\"> (T-MTT)<\/span><\/em><span style=\"color: #000000\">,\u00a0<\/span><span style=\"color: #000000;font-size: 15pt\">vol. 73, no. 7, pp. 3855-3864, Jul. 2025.<\/span><span style=\"color: #000000\">\u00a0[Download][<\/span><span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/document\/10813625\">IEEE Xplore link<\/a><\/span><span style=\"color: #000000\">]<\/span><\/p><p><span style=\"color: #000000\">[J48] Tailong Xu, Haoran Li, Xi Meng, Xiangxun Zhan, Yatao Peng, Jun Yin, Shiheng Yang, Chao Fan, Zhixiang Huang, Rui P Martins, Pui-In Mak, &#8220;Analysis and Design of a Type-II Reference-Sampling PLL Using Gain-Boosting Phase Detector With Sampling Capacitor Reduction,&#8221; <strong><em>IEEE\u00a0Transactions on Circuits and Systems II: Express Briefs (TCAS-II)<\/em><\/strong>, vol. 72, no. 3, pp. 439-443, Mar. 2025. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/10833673\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[J47] Xiangxun Zhan, Jun Yin, Rui P Martins, Pui-In Mak, &#8220;A Series-LC-Assisted Oscillator Achieving-140.2 dBc\/Hz Phase Noise and 187.5 dBc\/Hz FoM at 10MHz Offset From 10.7 GHz,&#8221; <strong><em>IEEE\u00a0Transactions on Circuits and Systems II: Express Briefs (TCAS-II)<\/em><\/strong>, vol. 72, no. 2, pp. 389-393, Feb. 2025. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/10819465\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[J46] Zhizhan Yang, Haochen Zhang, Jun Yin, Rui P. Martins, Pui-In Mak, &#8220;An 840-to-970 MHz Multimodal Wake-up Receiver with a Q-equalized Antenna-ED Interface and 2-dimensional Wake-up Identification,&#8221; <em><strong>IEEE\u00a0Transactions on Circuits and Systems I: Regular Papers (TCAS-I)<\/strong><\/em>, <span style=\"font-size: 15pt\"><span style=\"color: #000000;font-weight: var( --e-global-typography-text-font-weight )\">vol. 72, no. 3, pp. 1165-1177, Mar. 2025.<\/span><\/span> [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/document\/10695452\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[J45] Haocheng Zhang, Wei-Han Yu, Zhizhan Yang, Ka-Fai Un, Jun Yin, Rui. P. Martins, Pui-In Mak, \u00a0&#8221; A 90.7-nW Vibration-Based Condition Monitoring Chip Featuring a Digital Compute-in-Memory-Based DNN Accelerator Using an Ultra-Low-Power 13T-SRAM Cell,&#8221; <strong style=\"color: #000000;font-size: 15pt\"><em>IEEE Journal of Solid-State Circuits (JSSC)<\/em><\/strong><span style=\"font-size: 15pt;font-weight: var( --e-global-typography-text-font-weight )\">, vol. 60, no. 1, pp. 321<\/span><span style=\"font-size: 20px\">-331<\/span><span style=\"font-size: 15pt;font-weight: var( --e-global-typography-text-font-weight )\">, Jan. 2025. [Download][<\/span><span style=\"color: #0000ff;font-size: 15pt;font-weight: var( --e-global-typography-text-font-weight )\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/10568908\">IEEE Xplore link<\/a><\/span><span style=\"color: #000000;font-size: 15pt;font-weight: var( --e-global-typography-text-font-weight )\">]<\/span><\/span><\/p><p><span style=\"color: #000000\">[J44] Haoran Li, Tailong Xu, Xi Meng, <\/span>Jun Yin<span style=\"color: #000000\">, Rui P. Martins and Pui-In Mak, \u201cA 23.2-to-26GHz Low-Jitter Fast-Locking Sub-Sampling PLL Based on a Function-Reused VCO-Buffer and a Type-I FLL with Rapid Phase Alignment<\/span><span dir=\"ltr\" style=\"color: #000000\" role=\"presentation\">,<\/span><span style=\"color: #000000\">\u201d <\/span><strong style=\"color: #000000;font-size: 15pt\"><em>IEEE Journal of Solid-State Circuits (JSSC)<\/em><\/strong><span style=\"color: #000000\"><span style=\"font-size: 15pt;font-weight: var( --e-global-typography-text-font-weight )\">, vol. 59, no. 12, pp. 3<\/span><span style=\"font-size: 20px\">952-3965<\/span><span style=\"font-size: 15pt;font-weight: var( --e-global-typography-text-font-weight )\">, Dec. 2024. [Download][<\/span><\/span><span style=\"color: #0000ff;font-size: 15pt;font-weight: var( --e-global-typography-text-font-weight )\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/document\/10684529\">IEEE Xplore link<\/a><\/span><span style=\"color: #000000;font-size: 15pt;font-weight: var( --e-global-typography-text-font-weight )\">]<\/span><\/p><p><span style=\"color: #000000\">[J43] Zhizhan Yang, Jun Yin, Rui P. Martins, Pui-In Mak, \u201c<span dir=\"ltr\" role=\"presentation\">Complementary Drain-Grounded VCO-PA Improving <\/span><span dir=\"ltr\" role=\"presentation\">Transmit Efficiency Over a Wide EIRP Range,<\/span>\u201d <strong><em>IEEE\u00a0Transactions on Circuits and Systems II: Express Briefs (TCAS-II)<\/em><\/strong>, vol. 71, no. 10, pp. 4422-4426, Oct. 2024. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/document\/10521618\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"font-size: 15pt\"><span style=\"color: #000000;font-weight: var( --e-global-typography-text-font-weight )\">[J42] <\/span><span dir=\"ltr\" style=\"color: #000000;font-weight: var( --e-global-typography-text-font-weight )\" role=\"presentation\">Zhizhan Yang,<\/span><span style=\"color: #000000\"> Jun Yin<\/span><span style=\"color: #000000;font-weight: var( --e-global-typography-text-font-weight )\">, Wei-Han Yu, Haochen Zhang, Rui P. Martins, Pui-In Mak, \u201c<\/span><span dir=\"ltr\" style=\"color: #000000;font-weight: var( --e-global-typography-text-font-weight )\" role=\"presentation\">A ULP Long-Range Active-<\/span><span dir=\"ltr\" style=\"color: #000000;font-weight: var( --e-global-typography-text-font-weight )\" role=\"presentation\">RF Tag With Automatically Calibrated Antenna\u2013TRX Interface,<\/span><span style=\"color: #000000;font-weight: var( --e-global-typography-text-font-weight )\">\u201d <\/span><strong style=\"color: #000000\"><em>IEEE Journal of Solid-State Circuits (JSSC)<\/em><\/strong><span style=\"color: #000000;font-weight: var( --e-global-typography-text-font-weight )\">, vol. 59, no. 11, pp. 3670-3682, Nov. 2024. [Download][<\/span><span style=\"font-weight: var( --e-global-typography-text-font-weight );color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/document\/10526312\">IEEE Xplore link<\/a><\/span><span style=\"color: #000000;font-weight: var( --e-global-typography-text-font-weight )\">]<\/span><\/span><\/p><p><span style=\"color: #000000\">[J41] Xi Meng, Haoran Li, Peng Chen, Jun Yin, Pui-In Mak, and Rui P. Martins, &#8220;Analysis and Design of a 15.2-to-18.2-GHz Inverse-Class-F VCO With a Balanced Dual-Core Topology Suppressing the Flicker Noise Upconversion,&#8221; <em><strong>IEEE\u00a0Transactions on Circuits and Systems I: Regular Papers (TCAS-I)<\/strong><\/em>, vol. 70, no. 12, pp. 5110-5123, Dec. 2023. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/document\/10253950\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[J40] Tailong Xu, Shenke Zhong, Jun Yin, Pui-In Mak, and Rui P. Martins, &#8220;A 6-to-7.5-GHz 54-fs rms Jitter Type-II Reference-Sampling PLL Featuring a Gain-Boosting Phase Detector for In-Band Phase-Noise Reduction,&#8221; <em><strong>IEEE\u00a0Transactions on Circuits and Systems I: Regular Papers (TCAS-I)<\/strong><\/em>, vol. 69, no. 12, pp. 4774-4786, Dec. 2022.\u00a0[Download]<\/span>[<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/document\/9872149\">IEEE Xplore link<\/a><\/span>]<\/p><p><span style=\"color: #000000\">[J39] Xiaoqi Lin, Jun Yin, Pui-In Mak, and Rui P. Martins, &#8220;A Swing-Enhanced Class-D VCO Using a Periodically Time-Varying (PTV) Inductor,&#8221; <strong><em>IEEE Solid-State Circuits Letters (SSC-L)<\/em><\/strong>, vol. 5, pp. 25-28, Feb. 2022. [Download][<a href=\"https:\/\/ieeexplore.ieee.org\/document\/9709511\"><span style=\"color: #0000ff\">IEEE Xplore link<\/span><\/a>]<\/span><\/p><p><span style=\"color: #000000\">[J38] Yueduo Liu, Rongxin Bao, Zihao Zhu, Shiheng Yang, Xiong Zhou, Jun Yin, Pui-In Mak, and Qiang Li, &#8220;Accurate Performance Evaluation of Jitter-Power FOM for Multiplying Delay-Locked Loop,&#8221; <strong><em>IEEE\u00a0Transactions on Circuits and Systems I: Regular Papers (TCAS-I)<\/em><\/strong>, vol. 69, no. 2, pp. 495-505, Feb. 2022. [Download][<a href=\"https:\/\/ieeexplore.ieee.org\/document\/9556513\"><span style=\"color: #0000ff\">IEEE Xplore link<\/span><\/a>]<br \/><\/span><\/p><p><span style=\"color: #000000\">[J37] Peng Chen, Jun Yin, Feifei Zhang, Pui-In Mak, Rui P. Martins, and R. B. Staszewski, \u201cMismatch Analysis of DTCs with an Improved BIST-TDC in 28nm CMOS,\u201d <strong><em>IEEE\u00a0Transactions on Circuits and Systems I: Regular Papers (TCAS-I)<\/em><\/strong>, vol. 69, no. 1, pp. 196-206, Jan. 2022. <a href=\"https:\/\/ieeexplore.ieee.org\/stamp\/stamp.jsp?tp=&amp;arnumber=9524358\">[<span style=\"color: #0000ff\">Download<\/span>][<\/a><a href=\"https:\/\/ieeexplore.ieee.org\/document\/9524358\"><span style=\"color: #0000ff\">IEEE Xplore link<\/span><\/a>]<\/span><\/p><p><span style=\"color: #000000\">[J36] Peng Chen, Xi Meng, Jun Yin, Pui-In Mak, Rui P. Martins, and R. B. Staszewski, \u201cA 529-\u03bcW Fractional-N All-Digital PLL Using TDC Gain Auto-Calibration and an Inverse-Class-F DCO in 65-nm CMOS,\u201d <strong><em>IEEE\u00a0Transactions on Circuits and Systems I: Regular Papers (TCAS-I)<\/em><\/strong>, vol. 69, no. 1, pp. 51-63, Jan. 2022. [<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/stamp\/stamp.jsp?tp=&amp;arnumber=9493748\">Download<\/a><\/span>][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/9493748\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[J35] Rui P. Martins, Pui-In Mak, Sai-Weng Sin, Man-Kay Law, Yan Zhu, Yan Lu, Jun Yin, Chi-Hang Chan, Yong Chen, Ka-Fai Un, Mo Huang, Minglei Zhang, Yang Jiang and Wei-Han Yu, &#8220;Revisiting the Frontiers of Analog and Mixed-Signal Integrated Circuits Architectures and Techniques towards the future Internet of Everything (IoE) Applications&#8221;, <strong><em>Foundations and Trends\u00ae in Integrated Circuits and Systems<\/em><\/strong>: Vol. 1: No. 2-3, pp 72-216, Nov. 2021. [Download][<\/span><span style=\"color: #000000\"><a href=\"https:\/\/www.nowpublishers.com\/article\/Details\/ICS-007\"><span style=\"color: #0000ff\">Link<\/span><\/a>]<\/span><\/p><p><span style=\"color: #000000\">[J34] Shiheng Yang, Jun Yin, Tailong Xu, Taimo Yi, Pui-In Mak, Qiang Li, and Rui P. Martins, \u201cA 600-\u00b5m<sup>2<\/sup> Ring-VCO-Based Hybrid PLL Using a 30-\u03bcW Charge-Sharing Integrator in 28-nm CMOS,\u201d <strong><em>IEEE\u00a0Transactions on Circuits and Systems II: Express Briefs (TCAS-II)<\/em><\/strong>, vol. 68, no. 9, pp. 3108-3112, Sep. 2021. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/document\/9480668\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[J33] Gabriel Chong, Harikrishnan Ramiah, Jun Yin, Jagadheswaran Rajendran, Pui-In Mak, and Rui P. Martins, \u201cA Wide-PCE-Dynamic-Range CMOS Cross-Coupled Differential-Drive Rectifier for Ambient RF Energy Harvesting,\u201d\u00a0<strong><em>IEEE\u00a0Transactions on Circuits and Systems II: Express Briefs (TCAS-II)<\/em><\/strong>, vol. 68, no. 6, pp. 1743-1747, Jun. 2021. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/document\/8822488\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[J32] Selvakumar Mariappan, Jagadheswaran Rajendran, Harikrishnan Ramiah, Pui-In Mak, Jun Yin, and Rui P. Martins, \u201cAn 800 MHz-to-3.3 GHz 20-MHz Channel Bandwidth WPD CMOS Power Amplifier For Multiband Uplink Radio Transceivers,\u201d <strong><em>IEEE\u00a0Transactions on Circuits and Systems II: Express Briefs (TCAS-II)<\/em><\/strong>, vol. 68, no. 4, pp. 1178-11182, Apr. 2021. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/document\/9248026\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[J31] Rui P. Martins, Pui-In Mak, Chi-Hang Chan, Jun Yin, Yan Zhu, Yong Chen, Yan Lu, Man-Kay Law, Sai-Weng Sin,\u00a0&#8220;Bird&#8217;s-eye view of analog and mixed-signal chips for the 21st century,&#8221; <strong><em>International Journal of Circuit Theory and Applications<\/em><\/strong>, Vol. 49, No. 3, pp 746-761, Feb. 2021. [<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/onlinelibrary.wiley.com\/doi\/epdf\/10.1002\/cta.2958\">Download<\/a><\/span>][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/doi.org\/10.1002\/cta.2958\">Wiley Link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[J30] Ricardo Martins, Nuno Louren\u00e7o, Nuno Horta, Shenke Zhong,\u00a0Jun Yin, Pui-In Mak, and Rui P. Martins, \u201cDesign of a 4.2-to-5.1 GHz Ultralow-Power Complementary Class-B\/C Hybrid-Mode VCO in 65-nm CMOS Fully Supported by EDA Tools,\u201d\u00a0<strong><em>IEEE\u00a0Transactions on Circuits and Systems I: Regular Papers (TCAS-I)<\/em><\/strong>, vol. 67, no. 11, pp. 3965-3977, Nov. 2020.\u00a0[Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/document\/9149787\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[J29]\u00a0Kai Xu,\u00a0Jun Yin, Pui-In Mak, Robert Bogdan Staszewski, and Rui P. Martins, \u201cA Single-Pin Antenna Interface RF Front End Using a Single-MOS DCO-PA and a Push-Pull LNA,\u201d\u00a0<strong><em>IEEE Journal of Solid-State Circuits (JSSC)<\/em><\/strong>, vol. 55, no. 8, pp. 2055-2068, Aug. 2020. [<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/stamp\/stamp.jsp?tp=&amp;arnumber=9096537\">Download<\/a><\/span>][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/document\/9096537\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[J28]\u00a0Nandini Vitee, Harikrishnan Ramiah, Pui-In Mak,\u00a0Jun Yin, and Rui P. Martins, \u201cA 1-V 4-mW Differential-Folded Mixer With Common-Gate Transconductor Using Multiple Feedback Achieving 18.4-dB Conversion Gain, +12.5-dBm IIP3, and 8.5-dB NF,\u201d \u00a0<strong><em>IEEE Transactions on Very Large Scale Integration (VLSI) Systems<\/em><\/strong>, vol. 28, no. 5, pp. 1164-1174, May 2020.\u00a0[Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/document\/9003496\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[J27]\u00a0Nandini Vitee, Harikrishnan Ramiah, Pui-In Mak,\u00a0Jun Yin, and Rui P. Martins, \u201cA 3.15-mW +16.0-dBm IIP3 22-dB CG Inductively Source Degenerated Balun-LNA Mixer With Integrated Transformer-Based Gate Inductor and IM2 Injection Technique,\u201d \u00a0<strong><em>IEEE Transactions on Very Large Scale Integration (VLSI) Systems<\/em><\/strong>, vol. 28, no. 3, pp. 700-713, Mar. 2020.\u00a0[Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/document\/8910348\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[J26] Gabriel Chong, Harikrishnan Ramiah,\u00a0Jun Yin, Jagadheswaran Rajendran, Wong Wei Ru, Pui-In Mak, and Rui P. Martins, \u201cCMOS Cross-Coupled Differential-Drive Rectifier in Subthreshold Operation for Ambient RF Energy Harvesting-Model and Analysis,\u201d\u00a0<strong><em>IEEE\u00a0Transactions on Circuits and Systems II: Express Briefs (TCAS-II)<\/em><\/strong>, vol. 66, no. 12, pp. 1942-1946, Dec. 2019.\u00a0[Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/document\/8630669\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[J25]\u00a0Ka-Fai Un, Gengzhen Qi,\u00a0Jun Yin, Shiheng Yang, Shupeng Yu, Chio-In Ieong, Pui-In Mak, and Rui P. Martins, \u201cA 0.12-mm\u00b2 1.2-to-2.4-mW 1.3-to-2.65-GHz Fractional-N Bang-Bang Digital PLL With 8-\u03bcs Settling Time for Multi-ISM-Band ULP Radios,\u201d\u00a0<strong><em>IEEE\u00a0Transactions on Circuits and Systems I: Regular Papers (TCAS-I)<\/em><\/strong>, vol. 66, no. 9, pp. 3307-3316, Sep. 2019.\u00a0[Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/document\/8804354\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[J24]\u00a0Zechariah Balan, Harikrishnan Ramiah, Jagadheswaran Rajendran, Nandini Viteea, Pravinah Nair Shasidharan,\u00a0Jun Yin, Pui-In Mak, Rui P.Martins, \u201cA coin-battery-powered LDO-Free 2.4-GHz Bluetooth Low Energy\/ZigBee receiver consuming 2\u202fmA,\u201d\u00a0\u00a0<em><strong>Elsevier the VLSI Journal \u2013 Integration<\/strong><\/em>,\u00a0vol. 66, issue 3, pp. 112-118, May. 2019. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/www.sciencedirect.com\/science\/article\/pii\/S0167926018303250\">Elsevier\u00a0link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[J23]\u00a0Shiheng Yang,\u00a0Jun Yin, Haidong Yi, Wei-Han Yu, Pui-In Mak, and Rui P. Martins, \u201cA 0.2-V Energy-Harvesting BLE Transmitter with a Micropower Manager Achieving 25% System Efficiency at 0-dBm Output and 5.2-nW Sleep Power in 28-nm CMOS,\u201d\u00a0<strong><em>IEEE Journal of Solid-State Circuits (JSSC)<\/em><\/strong>, vol. 54, no. 5, pp. 1351-1362, May. 2019. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/document\/8605512\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[J22]\u00a0Iat-Fai Sun,\u00a0Jun Yin, Pui-In Mak, and Rui P. Martins, \u201cA Comparative Study of 8-Phase Feedforward-Coupling Ring VCOs,\u201d\u00a0<strong><em>IEEE\u00a0Transactions on Circuits and Systems II: Express Briefs (TCAS-II)<\/em><\/strong>,\u00a0vol. 66 no. 4, pp. 527 -531, Apr. 2019. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/document\/8436004\/\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[J21] Chee-Cheow Lim, Harikrishnan Ramiah,\u00a0Jun Yin, Pui-In Mak,\u00a0and Rui P. Martins, \u201cA 5.1-to-7.3 mW, 2.4-to-5 GHz Class-C Mode-Switching Single-Ended-Complementary VCO Achieving &gt;190 dBc\/Hz FoM,\u201d\u00a0<strong><em>IEEE\u00a0Transactions on Circuits and Systems II: Express Briefs (TCAS-II)<\/em><\/strong>,\u00a0vol. 66 no. 2, pp. 237 -241,\u00a0Feb. 2019. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/document\/8387506\/\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[J20] Tongquan Jiang,\u00a0Jun Yin, Pui-In Mak, and Rui P. Martins, \u201cA 0.5-V 0.4-to-1.6-GHz 8-Phase Bootstrap Ring-VCO Using Inherent Non-Overlapping Clocks Achieving a 162.2-dBc\/Hz FoM,\u201d\u00a0<strong><em>IEEE\u00a0Transactions on Circuits and Systems II: Express Briefs (TCAS-II)<\/em><\/strong>,\u00a0vol. 66 no. 2, pp. 157 -161, Feb. 2019. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/8370086\/\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[J19]\u00a0\u00a0Shiheng Yang,\u00a0Jun Yin,Pui-In Mak, and Rui P. Martins, \u201cA 0.0056-mm\u00b2 -249-dB-FoM All-Digital MDLL Using a Block-Sharing Offset-Free Frequency-Tracking Loop and Dual Multiplexed-Ring VCOs,\u201d\u00a0<strong><em>IEEE Journal of Solid-State Circuits (JSSC)<\/em><\/strong>, vol. 54, no. 1, pp. 88-98, Jan. 2019. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/document\/8478158\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[J18] Ricardo Martins, Nuno Louren\u00e7o, Nuno Horta,\u00a0Jun Yin, Pui-In Mak and Rui P. Martins, \u201cMany-Objective Sizing Optimization of a Class-C\/D VCO for Ultralow-Power IoT and Ultralow- Phase-Noise Cellular Applications,\u201d\u00a0<em><strong>IEEE Transactions on Very Large Scale Integration (VLSI) Systems<\/strong><\/em>,\u00a0vol. 27, no. 1, pp. 69-82, Jan. 2019. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/document\/8488500\/authors#authors\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[J17]\u00a0Chee-Cheow Lim, Harikrishnan Ramiah,\u00a0Jun Yin, Pui\u2013In Mak, and Rui P. Martins, \u201cAn Inverse-Class-F CMOS Oscillator With Intrinsic-High-Q First Harmonic and Second Harmonic Resonances,\u201d\u00a0<strong><em>IEEE Journal of Solid-State Circuits (JSSC)<\/em><\/strong>, vol. 53 no. 12, pp. 3528 -3593, Dec. 2018. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/document\/8527526\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[J16] Gabriel Chong, Harikrishnan Ramiah,\u00a0Jun Yin, Jagadheswaran Rajendran, Wong Wei Ru, Pui-In Mak,\u00a0and Rui P. Martins, \u201cAmbient RF energy harvesting system: a review on integrated circuit design,\u201d\u00a0<strong><em>Springer\u00a0<\/em><em>Analog Integrated Circuits and Signal Processing<\/em><\/strong>, vol. 97, issue 3, pp. 515-531, Dec. 2018. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/link.springer.com\/article\/10.1007\/s10470-018-1320-4\" target=\"_blank\" rel=\"noopener\">Springer link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[J15]\u00a0Yatao Peng,\u00a0Jun Yin,\u00a0Pui-In Mak, and Rui P. Martins, \u201cLow-Phase-Noise Wideband Mode-Switching Quad-Core-Coupled mm-wave VCO Using a Single-Center-Tapped Switched Inductor,\u201d\u00a0<strong><em>IEEE Journal of Solid-State Circuits (JSSC)<\/em><\/strong>, vol. 53, no. 11, pp. 3232-3242, Nov. 2018. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/document\/8462743\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[J14] Xinqiang Peng,\u00a0Jun Yin, Wei-Han Yu, Pui-In Mak, and Rui P. Martins, \u201cA Coin-Battery-Powered LDO-Free 2.4-GHz Bluetooth Low-Energy Transmitter with 34.7% Peak System Efficiency,\u201d\u00a0<strong><em>IEEE\u00a0Transactions on Circuits and Systems II: Express Briefs (TCAS-II)<\/em><\/strong>,\u00a0vol. 65 no. 9, pp. 1174-1178, Sept. 2018. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"http:\/\/ieeexplore.ieee.org\/document\/8316874\/\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[J13] Haidong Yi, Wei-Han Yu, Pui-In Mak,\u00a0Jun Yin,\u00a0and Rui P. Martins, \u201cA 0.18V 382\u03bcW Bluetooth Low-Energy (BLE) Receiver Front-End with 1.33nW Sleep Power for Energy-Harvesting Applications in 28nm CMOS,\u201d\u00a0<strong><em>IEEE Journal of Solid-State Circuits (JSSC)<\/em><\/strong>, vol. 53, no. 6, pp. 1618-1627, Jun. 2018. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/document\/8331263\/\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[J12] Haidong Yi,\u00a0Jun Yin, Pui-In Mak, and Rui P. Martins, \u201cA 0.032-mm<sup>2<\/sup>\u00a00.15-V 3-Stage Charge-Pump Scheme Using a Differential Bootstrapped Ring-VCO for Energy-Harvesting Applications,\u201d\u00a0<strong><em>IEEE\u00a0Transactions on Circuits and Systems II: Express Briefs (TCAS-II)<\/em><\/strong>,\u00a0vol. 63, no. 2, pp. 146-150 , Feb. 2018. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"http:\/\/ieeexplore.ieee.org\/document\/7867747\/\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[J11] Xingqiang Peng,\u00a0Jun Yin, Pui-In Mak, Wei-Han Yu, and R. P. Martins, \u201cA 2.4-GHz ZigBee Transmitter Using a Function-Reuse Class-F DCO-PA and an ADPLL Achieving 22.6% (14.5%) System Efficiency at 6-dBm (0-dBm) Pout,\u201d\u00a0<strong><em>IEEE Journal of Solid-State Circuits (JSSC)<\/em><\/strong>, vol. 52, no. 6, pp. 1495-1508, Jun. 2017. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"http:\/\/ieeexplore.ieee.org\/document\/7880652\/\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[J10] Chee-Cheow Lim, Harikrishnan Ramiah,\u00a0Jun Yin, Pui-In Mak, and Rui P. Martins, \u201cLC-VCOs using spiral inductors with single- and dual-layer patterned floating shields: a comparative study,\u201d\u00a0<strong><em>Springer\u00a0<\/em><em>Analog Integrated Circuits and Signal Processing<\/em><\/strong>, vol. 91, issue 3, pp. 497-502, Jun. 2017. [Download][<a style=\"color: #000000\" href=\"https:\/\/link.springer.com\/article\/10.1007\/s10470-017-0958-7\" target=\"_blank\" rel=\"noopener\"><span style=\"color: #0000ff\">Springer link<\/span><\/a>]<\/span><\/p><p><span style=\"color: #000000\">[J09] Jun Yin, Pui-In Mak, Franco Maloberti, and Rui P. Martins, \u201cA Time-Interleaved Ring-VCO with Reduced 1\/f\u00b3 Phase Noise Corner, Extended Tuning Range and Inherent Divided Output,\u201d\u00a0<strong><em>IEEE Journal of Solid-State Circuits (JSSC)<\/em><\/strong>, vol. 51, no. 12, pp. 2979-2991, Dec. 2016. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"http:\/\/ieeexplore.ieee.org\/document\/7559792\/\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[J08] Sujiang Rong,\u00a0Jun Yin,\u00a0and\u00a0Howard C. Luong, \u201cA 0.05-to-10GHz, 19-to-22GHz, and 38-to-44GHz Frequency Synthesizer for Software-Defined Radios in 0.13-\u00b5m CMOS Process,\u201d\u00a0<strong><em>IEEE\u00a0Transactions on Circuits and Systems II: Express Briefs (TCAS-II)<\/em><\/strong>,\u00a0vol. 63, no. 1, pp. 109-113, Jan.\u00a02016.\u00a0 [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"http:\/\/ieeexplore.ieee.org\/document\/7277058\/\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[J07] Md. Tawfiq Amin,\u00a0Jun Yin, Pui-In Mak, and R. P. Martins, \u201cA 0.07 mm<sup>2<\/sup>\u00a02.2 mW 10 GHz Current-Reuse Class-B\/C Hybrid VCO Achieving 196-dBc\/Hz FoM<sub>A<\/sub>,\u201d\u00a0<strong><em>IEEE Microwave and Wireless Components\u00a0Letters \u00a0(MWCL)<\/em><\/strong>, vol. 25, no. 7, pp. 457-459, Jul. 2015. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"http:\/\/ieeexplore.ieee.org\/document\/7112183\/\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[J06] Alvin Li, Shiyuan Zheng,\u00a0Jun Yin, Xun Luo,\u00a0and Howard C. Luong, \u201cA 21\u201348 GHz Subharmonic Injection-Locked Fractional-N Frequency Synthesizer for Multiband Point-to-Point Backhaul Communications,\u201d\u00a0<strong><em>IEEE Journal of Solid-State Circuits (JSSC)<\/em><\/strong>, vol. 49, no. 8, pp. 1785-1799, Aug. 2014. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"http:\/\/ieeexplore.ieee.org\/xpl\/articleDetails.jsp?arnumber=6818428&amp;refinements=4294963522&amp;searchWithin=%22Authors%22:.QT.Li,%20A..QT.\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[J05] Jun Yin<strong>,\u00a0<\/strong>and\u00a0Howard C. Luong, \u201cA 57.5\u201390.1-GHz Magnetically Tuned Multimode CMOS VCO,\u201d\u00a0<em><strong>IEEE Journal of Solid-State Circuits (JSSC)<\/strong><\/em>, vol. 48, no. 8, pp. 1851-1861, Aug. 2013. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"http:\/\/ieeexplore.ieee.org\/xpl\/articleDetails.jsp?arnumber=6514883&amp;refinements=4294963522&amp;searchWithin=%22Authors%22:.QT.Jun%20Yin.QT.\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[J04] Jun Yin, Jun Yi, Man Kay Law, Yunxiao Ling, Man Chiu Lee, Kwok Ping Ng, Bo Gao, Howard C. Luong, Amine Bermak, Mansun Chan, Wing-Hung Ki, Chi-Ying Tsui and Matthew Yuen, \u201cA System-on-Chip EPC Gen-2 Passive UHF RFID Tag with Embedded Temperature Sensor,\u201d <em><strong>IEEE Journal of Solid-State Circuits (JSSC)<\/strong><\/em>, vol. 45, no. 11, pp. 2404-2420, Nov. 2010. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"http:\/\/ieeexplore.ieee.org\/document\/5593894\/?arnumber=5593894&amp;tag=1\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[J03] Fei Song,\u00a0Jun Yin, Huailin Liao, and Ru Huang, \u201cUltra-Low-Power Clock Generation Circuit for EPC Standard UHF RFID Transponders,\u201d\u00a0<strong><em>IET Electronics Letters (EL)<\/em><\/strong>, vol. 44, no. 3, pp. 199-201, Jan. 2008. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"http:\/\/ieeexplore.ieee.org\/document\/4446176\/\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[J02] Cheng Li,\u00a0Huailin Liao, Chuan Wang,\u00a0Jun Yin, Ru Huang, Yangyuan Wang, \u201cHigh-Q Integrated Inductor Using Post-CMOS Selectively Grown Porous Silicon (SGPS) Technique for RFIC Applications,\u201d\u00a0<em><strong>IEEE Electron Device Letters<\/strong><\/em>,\u00a0vol. 28, no. 8, pp. 763-766, Aug. 2007. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/4278366\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[J01]\u00a0Jun Yin, Xiaokang Shi, Ru Huang, \u201cA new method to simulate random dopant induced threshold voltage fluctuations in sub-50 nm MOSFET\u2019s with non-uniform channel doping,\u201d\u00a0<em><strong>Elsevier Solid-State Electronics<\/strong><\/em>,\u00a0vol. 50, no. 9-10, pp. 1551-1556, Sep. 2006. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/www.sciencedirect.com\/science\/article\/pii\/S0038110106002930\">Elsevier\u00a0link<\/a><\/span>]7238972<\/span><span style=\"color: #333333;font-family: 'HelveticaNeue Regular', sans-serif;font-size: 18px;text-align: start\">4584<\/span><span style=\"color: #333333;font-family: 'HelveticaNeue Regular', sans-serif;font-size: 18px;text-align: start\">\u00a04596<\/span><\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t<section data-particle_enable=\"false\" data-particle-mobile-disabled=\"false\" class=\"elementor-section elementor-top-section elementor-element elementor-element-67cd487 elementor-section-boxed elementor-section-height-default elementor-section-height-default\" data-id=\"67cd487\" data-element_type=\"section\">\n\t\t\t\t\t\t<div class=\"elementor-container elementor-column-gap-default\">\n\t\t\t\t\t<div class=\"elementor-column elementor-col-100 elementor-top-column elementor-element elementor-element-1494771\" data-id=\"1494771\" data-element_type=\"column\">\n\t\t\t<div class=\"elementor-widget-wrap elementor-element-populated\">\n\t\t\t\t\t\t<div class=\"elementor-element elementor-element-d07fe74 elementor-widget elementor-widget-heading\" data-id=\"d07fe74\" data-element_type=\"widget\" data-widget_type=\"heading.default\">\n\t\t\t\t<div class=\"elementor-widget-container\">\n\t\t\t\t\t<h5 class=\"elementor-heading-title elementor-size-default\">Conference<\/h5>\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t<section data-particle_enable=\"false\" data-particle-mobile-disabled=\"false\" class=\"elementor-section elementor-top-section elementor-element elementor-element-7c7e618 elementor-section-boxed elementor-section-height-default elementor-section-height-default\" data-id=\"7c7e618\" data-element_type=\"section\">\n\t\t\t\t\t\t<div class=\"elementor-container elementor-column-gap-default\">\n\t\t\t\t\t<div class=\"elementor-column elementor-col-100 elementor-top-column elementor-element elementor-element-c07b033\" data-id=\"c07b033\" data-element_type=\"column\">\n\t\t\t<div class=\"elementor-widget-wrap elementor-element-populated\">\n\t\t\t\t\t\t<div class=\"elementor-element elementor-element-18ea6de elementor-widget elementor-widget-text-editor\" data-id=\"18ea6de\" data-element_type=\"widget\" data-widget_type=\"text-editor.default\">\n\t\t\t\t<div class=\"elementor-widget-container\">\n\t\t\t\t\t\t\t\t\t<p><span style=\"font-size: 19.8px;font-weight: bolder;color: #000000\">Conference paper highlights:<\/span><\/p><p><span style=\"color: #000000\"><span style=\"font-size: 19.8px;font-weight: bolder\">ISSCC <\/span><span style=\"font-size: 1.1em\">(19 papers): [C02], [C08], [C09], [C10], [C11], [C12], [C18], [C19], [C22], [C23], [C24], [C25], [C30], [C31], [C32], [C33], [C34], [C35], [C36]<\/span><\/span><\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t<section data-particle_enable=\"false\" data-particle-mobile-disabled=\"false\" class=\"elementor-section elementor-top-section elementor-element elementor-element-ae9f104 elementor-section-boxed elementor-section-height-default elementor-section-height-default\" data-id=\"ae9f104\" data-element_type=\"section\">\n\t\t\t\t\t\t<div class=\"elementor-container elementor-column-gap-default\">\n\t\t\t\t\t<div class=\"elementor-column elementor-col-100 elementor-top-column elementor-element elementor-element-a1b6341\" data-id=\"a1b6341\" data-element_type=\"column\">\n\t\t\t<div class=\"elementor-widget-wrap elementor-element-populated\">\n\t\t\t\t\t\t<div class=\"elementor-element elementor-element-eaf255c elementor-widget elementor-widget-text-editor\" data-id=\"eaf255c\" data-element_type=\"widget\" data-widget_type=\"text-editor.default\">\n\t\t\t\t<div class=\"elementor-widget-container\">\n\t\t\t\t\t\t\t\t\t<p><span style=\"color: #000000\">[C36] Xincheng Du, Xiangxun Zhan, Tincheng Ou, Zaize Chen, Jinge Li, Haoran Li, Zhizhan Yang, Zhuo Xu, Pui-In Mak, Rui P. Martins, Jun Yin, &#8220;A 0.068mm<sup>2<\/sup> 8.5-to-12.7GHz Complementary Dual-Core VCO with Auto-2<sup>nd<\/sup>-Harmonic-Tracking Technique Achieving 202.7dBc\/Hz Peak FoM<sub>T<\/sub> and 0.9dB-FoM Variation at a 1MHz Offset in a 39.6% Tuning Range,&#8221;\u00a0<em><strong>IEEE International Solid-State Circuit Conference (ISSCC<\/strong>)<\/em>, pp. 472-473, San Francisco, Feb. 2026. [Download][IEEE Xplore link]<\/span><\/p><p><span style=\"color: #000000\">[C35] Yue Wu, Yatao Peng, Jiawei Li, Fengen Yuan, Jinge Li, Jun Yin, Rui P. Martins, Pui-In Mak, &#8220;A 17.9-to-22.4GHz 195.6\u00b11.3dBc\/Hz FoM Quad-Core Class-F<sup>-1<\/sup> VCO Featuring Improved Synchronization Using a Circular Pentafilar Transformer-Based Tank,&#8221; <em><strong>IEEE International Solid-State Circuit Conference (ISSCC<\/strong>)<\/em>, pp. 474-475, San Francisco, Feb. 2026. [Download][IEEE Xplore link]<\/span><\/p><p><span style=\"color: #000000\">[C34] Jiawen Chen, Kai. Xu, Luyi Guo, Teerachot Siriburanon, Jun Yin, Bashir M. Al-Hashimi, Robert Bogdan Staszewski, &#8220;A Dual-Mode DCO-PA with a Twisted 8-Shape Inductor for BLE Achieving 42% TX Efficiency at 1.6dBm and 0.29mW RX Clock,&#8221; <em><strong>IEEE International Solid-State Circuit Conference (ISSCC<\/strong>)<\/em>, pp. 482-483, San Francisco, Feb. 2026. [Download][IEEE Xplore link]<\/span><\/p><p><span style=\"color: #000000\">[C33] Zhewen Yu, Zhiguo Tong, Junwei Huang, Jun Yin, Yan Lu, &#8220;A Compact Dual-Capacitor Relay SPT Supply Modulator with Overshoot-Free Adaptive On-Time Control for 5G FR2 CMOS PA,&#8221;\u00a0<em><strong>IEEE International Solid-State Circuit Conference (ISSCC<\/strong>)<\/em>, pp. 462-463, San Francisco, Feb. 2026. [Download][IEEE Xplore link]<\/span><\/p><p><span style=\"color: #000000\">[C32] Haochen Zhang, Wei-Han Yu, Zhongyu Zhao, Zhizhan Yang, Ka-Fai Un, Jun Yin, Rui P. Martins, Pui-In Mak, &#8220;A 94.8nW Battery-Free Intelligent Silicon Platform Enabling Distributed, Adaptive, and Event-Driven Multimodal Sensing at the Edge<\/span><span style=\"color: #000000\">,&#8221;\u00a0<span style=\"font-weight: bolder\"><em>IEEE International Solid-State Circuit Conference (ISSCC)<\/em><\/span>, pp. 362-363, San Francisco, Feb. 2025. [Download][<a href=\"https:\/\/ieeexplore.ieee.org\/document\/10904523\"><span style=\"color: #0000ff\">IEEE Xplore link<\/span><\/a>]<\/span><\/p><p><span style=\"color: #000000\">[C31] Haoran Li, Jinge Li, Xueying Jiang, Xi Meng, Jun Yin, Rui P. Martins, Pui-In Mak, &#8220;A 27GHz Fractional-N Sub-Sampling PLL Achieving 57.9fsrms Jitter, -249.7dB FoM, and 1.98\u03bcs Locking Time Using a Polarity-Reversible SSPD<\/span><span style=\"color: #000000\">,&#8221; <strong><em>IEEE International Solid-State Circuit Conference (ISSCC)<\/em><\/strong>, pp. 336-337, San Francisco, Feb. 2025. [Download][<a href=\"https:\/\/ieeexplore.ieee.org\/document\/10904556\"><span style=\"color: #0000ff\">IEEE Xplore link<\/span><\/a>]<\/span><\/p><p><span style=\"color: #000000\">[C30] Yueduo Liu, Zihao Zhu, Xinyu Yang, Rongxin Bao, Zehao Zhang, Hongshuai Zhang, Jiaxin Liu, Zheng Wang, Mingkang Zhang, Na Yan, Jun Yin, Pui-In Mak, Shiheng Yang, &#8220;A 0.4\u03bcW\/MHz Reference-Replication-Based RC Oscillator with Path-Delay and Comparator-Offset Cancellation Achieving 9.83ppm\/\u00b0C from -40 to 125\u00b0C,&#8221; <strong><em>IEEE International Solid-State Circuit Conference (ISSCC)<\/em><\/strong>, pp. 84-85, San Francisco, Feb. 2025. [Download][<a href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/10904801\"><span style=\"color: #0000ff\">IEEE Xplore link<\/span><\/a>]<\/span><\/p><p><span style=\"color: #000000\">[C29] Xiangxun Zhan, Jun Yin, Rui P. Martins, Pui-In Mak, \u201cA 54.6-65.1 GHz Multi-Path-Synchronized 16-Core Oscillator Achieving -131.4 dBc\/Hz PN and 195.8 dBc\/Hz FoMT at 10 MHz Offset in 65nm CMOS,\u201d <strong><em>IEEE European Solid-State Circuits Conference (ESSCIRC)<\/em><\/strong>, pp. 321-324, Bruges, Sep. 2024. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/10719422\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[C28] Yue Wu, Yatao Peng, Benhao Huo, Jun Yin, Pui-In Mak, Rui P. Martins, \u201cA Switchless Dual-core Triple-Mode VCO Achieving 7.1-to-15.7 GHz Frequency Tuning Range and a 202.1 dBc\/Hz Peak FoM at 3.7 Kelvin,\u201d <strong><em>IEEE Radio-Frequency Integrated Circuits Symposium (RFIC)<\/em><\/strong>, pp. 243-246, Washington, DC, Jun. 2024. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/10600042\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[C27] Qiyao Jiang, Jun Yin, Quan Pan, Rui P. Martins, Pui-In Mak, \u201c52.3-to-67.3GHz 35.8-kHz-Resolution Triple-Push DCO Exploiting Source-Combining Technique for Third-Harmonic Enhancement Achieving 196.4dBc\/Hz Peak FoM<sub>T<\/sub> at 10MHz Offset,\u201d <strong><em>IEEE Radio-Frequency Integrated Circuits Symposium (RFIC)<\/em><\/strong>, pp. 91-94, Washington, DC, Jun. 2024. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/10600004\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[C26] Jian Yang, Tailong Xu, Xi Meng, Zhenghao Li, Jun Yin, Pui-In Mak, Rui P. Martins, Quan Pan, \u201cA 6.0-to-6.9GHz 99fsrms-Jitter Type-II Sampling PLL with Automatic Frequency and Phase Calibration Method Achieving 0.62\u03bcs Locking Time in 28nm CMOS,\u201d <strong><em>IEEE Custom Integrated Circuits Conference (CICC)<\/em><\/strong>, pp. 1-2, Denver, Apr. 2024. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/10529055\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[C25] Ya Zhao, Chao Fan, Qiuyu Fang, Guohe Zhang, Jun Yin, Pui-In Mak, Li Geng, \u00a0&#8220;A 0.07mm<sup>2 <\/sup>20-to-23.8GHz 8-phase Oscillator Incorporating Magnetic + Dual-Injection Coupling Achieving 189.2dBc\/Hz FoM<sub>@10MHz<\/sub> and 200.7dBc\/Hz FoM<sub>A<\/sub> in 65nm CMOS,&#8221; <strong><em>IEEE International Solid-State Circuit Conference (ISSCC)<\/em><\/strong>, pp. 354-355, San Francisco, Feb. 2024. [Download][<a href=\"https:\/\/ieeexplore.ieee.org\/document\/10454464\"><span style=\"color: #0000ff\">IEEE Xplore link<\/span><\/a>]<\/span><\/p><p><span style=\"color: #000000\">[C24] Haoran Li, Tailong Xu, Xi Meng, Jun Yin, Rui P. Martins and Pui-In Mak, &#8220;A 23.2-to-26GHz Sub-Sampling PLL Achieving 48.3fs<sub>rms<\/sub> Jitter, -253.5dB FoM<sub>J<\/sub>, and 0.55\u03bcs Locking Time Based on a Function-Reused VCO-Buffer and a Type-I FLL with Rapid Phase Alignment,&#8221; <strong><em>IEEE International Solid-State Circuit Conference (ISSCC)<\/em><\/strong>, pp. 204-205, San Francisco, Feb. 2024. [Download][<a href=\"https:\/\/ieeexplore.ieee.org\/document\/10454298\"><span style=\"color: #0000ff\">IEEE Xplore link<\/span><\/a>]<\/span><\/p><p><span style=\"color: #000000\">[C23] Zhizhan Yang, Jun Yin, Wei-Han Yu, Haochen Zhang, Pui-In Mak, and Rui P. Martins, &#8220;A ULP Long-Range Active-RF Tag with Automatic Antenna-Interface Calibration Achieving 20.5% TX Efficiency at -22dBm EIRP, and -60.4dBm Sensitivity at 17.8nW RX Power,&#8221; <strong><em>IEEE International Solid-State Circuit Conference (ISSCC)<\/em><\/strong>, pp. 470-471, San Francisco, Feb. 2023. [Download][<a href=\"https:\/\/ieeexplore.ieee.org\/document\/10067628\"><span style=\"color: #0000ff\">IEEE Xplore link<\/span><\/a>]<\/span><\/p><p><span style=\"color: #000000\">[C22] Xiangxun Zhan, Jun Yin, Pui-In Mak, and Rui P. Martins, &#8220;A 22.4-to-26.8GHz Dual-Path-Synchronized Quad-Core Oscillator Achieving \u2212138dBc\/Hz PN and 193.3dBc\/Hz FoM at 10MHz Offset from 25.8GHz,&#8221; <strong><em>IEEE International Solid-State Circuit Conference (ISSCC)<\/em><\/strong>, pp. 148-149, San Francisco, Feb. 2023. [Download][<a href=\"https:\/\/ieeexplore.ieee.org\/document\/10067277\"><span style=\"color: #0000ff\">IEEE Xplore link<\/span><\/a>]<\/span><\/p><p><span style=\"color: #000000\">[C21] Xi Meng, Junqi Guo, Haoran Li, Jun Yin,\u00a0Pui-In Mak, and Rui P. Martins, &#8220;A 15.2-to-18.2GHz Balanced Dual-Core Inverse-Class-F VCO with Q-Enhanced 2<sup>nd<\/sup>-Harmonic Resonance Achieving 187-to-188.1dBc\/Hz FoM in 28nm CMOS,&#8221; <em><b>I<\/b><\/em><strong><em>EEE Asian Solid-State Circuits Conference (A-SSCC)<\/em><\/strong>, pp. 1-2, Busan, Nov. 2021. [Download][<a href=\"https:\/\/ieeexplore.ieee.org\/document\/9634740\"><span style=\"color: #0000ff\">IEEE Xplore link<\/span><\/a>]<\/span><\/p><p><span style=\"color: #000000\">[C20] Jun Yin, Pui-In Mak, and Rui P. Martins, \u201cA Periodically Time-Varying Inductor Applied to the Class-D VCO for Phase Noise Improvement,\u201d <strong><em>IEEE European Solid-State Circuits Conference (ESSCIRC)<\/em><\/strong>, pp. 307-301, Grenoble, Sep. 2021. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/document\/9567840\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[C19]\u00a0Chao Fan,\u00a0Jun Yin, Chee-Cheow Lim, Pui-In Mak, and Rui P. Martins, \u201cA 9mW 54.9-to-63.5GHz Current-Reuse LO Generator with a 186.7dBc\/Hz FoM by Unifying a 20GHz 3<sup>rd<\/sup>-Harmonic-Rich Current-Output VCO, a Harmonic-Current Filter and a 60GHz TIA,\u201d\u00a0<strong><em>IEEE International Solid-State Circuit Conference (ISSCC)<\/em><\/strong>, pp. 282-283, San Francisco, Feb. 2020. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/document\/9063044\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[C18]\u00a0Gengzhen Qi, Haijun Shao, Pui-In Mak,\u00a0Jun Yin, and Rui P. Martins, \u201cA 1.4-to-2.7GHz FDD SAW-Less Transmitter for 5G-NR Using a BW-Extended N-Path Filter-Modulator, an Isolated-BB Input and a Wideband TIA-Based PA Driver Achieving &lt;\u2212157.5dBc\/Hz OB Noise,\u201d\u00a0<strong><em>IEEE International Solid-State Circuit Conference (ISSCC)<\/em><\/strong>, pp. 172-173, San Francisco, Feb. 2020. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/document\/9062951\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[C17]\u00a0Xiaolong Liu, Zhiqiang Huang,\u00a0Jun Yin, and Howard C. Luong, \u201cMagnetic-Tuning Millimeter-Wave CMOS Oscillators (Invited Paper),\u201d\u00a0<strong><em>IEEE Custom Integrated Circuits Conference (CICC)<\/em><\/strong>, pp. 1-8,\u00a0Austin, Aug. 2019.\u00a0[Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/document\/8780120\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[C16] Ricardo Martins, Nuno Louren\u00e7o, Nuno Horta,\u00a0Jun Yin, Pui-In Mak, and Rui P. Martins, \u201cUsing EDA Tools to Push the Performance Boundaries of an Ultralow-Power IoT-VCO at 65nm,\u201d\u00a0<em><strong>International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)<\/strong><\/em>, pp. 15-18, Lausanne, July 2019.\u00a0[Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/document\/8795240\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[C15]\u00a0Jun Yin, Xi Meng,\u00a0Pui-In Mak, and Rui P. Martins, \u201cWideband MM-Wave CMOS VCOs \u2013 Switched Inductor, Mode-Switching Inductive Tuning, and Harmonic Extraction Techniques (Invited Paper),\u201d\u00a0<em><strong>International Conference on Microwave and Millimeter Wave Technology (ICMMT)<\/strong><\/em>, pp. 1-3, Guangzhou, May, 2019.\u00a0[Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/document\/8992187\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[C14]\u00a0Kai Xu,\u00a0Jun Yin, Pui-In Mak, Robert Bogdan Staszewski, and R. P. Martins, \u201cA 2.4-GHz Single-Pin Antenna Interface RF Front-End with a Function-Reuse Single-MOS VCO-PA and a Push-Pull LNA,\u201d\u00a0<em><strong>IEEE Asian Solid-State Circuits Conference (A-SSCC)<\/strong><\/em>,\u00a0pp. 293-294, Tainan, Nov. 2018.\u00a0[Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/document\/8579322\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[C13] Ricardo Martins, Nuno Louren\u00e7o, Nuno Horta,\u00a0Jun Yin, Pui-In Mak, and Rui P. Martins, \u201cDesign and Optimization of a Class-C\/D VCO for Ultra-Low-Power IoT and Cellular Applications,\u201d\u00a0<em><strong>International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)<\/strong><\/em>, pp. 129-132, Prague, July 2018.\u00a0[Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/document\/8434853\/\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[C12] Chee-Cheow Lim,\u00a0Jun Yin, Pui-In Mak, Harikrishnan Ramiah, and Rui P. Martins, \u201cAn Inverse-Class-F CMOS VCO with Intrinsic-High-Q 1<sup>st<\/sup>\u2013 and 2<sup>nd<\/sup>-Harmonic Resonances for 1\/f<sup>2<\/sup>-to-1\/f<sup>3<\/sup>\u00a0Phase Noise Suppression Achieving 196.2dBc\/Hz FoM,\u201d\u00a0<strong><em>IEEE International Solid-State Circuit Conference (ISSCC)<\/em><\/strong>, pp. 374-375, San Francisco, Feb. 2018. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/document\/8310340\/\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[C11] Shiheng Yang,\u00a0Jun Yin, Pui-In Mak, and Rui P. Martins, \u201cA 0.0056mm<sup>2<\/sup>\u00a0All-Digital MDLL Using Edge Re-extraction, Dual Ring-VCOs and a 0.3mW Block-Sharing Frequency-Tracking Loop Achieving 292fs<sub>rms<\/sub>\u00a0Jitter and -249dB FoM,\u201d\u00a0<strong><em>IEEE International Solid-State Circuit Conference (ISSCC)<\/em><\/strong>, pp. 118-119, San Francisco, Feb. 2018. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/document\/8310212\/\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[C10] Jun Yin, Shiheng Yang, Haidong Yi, Wei-Han Yu, Pui-In Mak, and Rui P. Martins, \u201cA 0.2V Energy-Harvesting BLE Transmitter with a Micropower Manager Achieving 25% System Efficiency at 0dBm Output and 5.2nW Sleep Power in 28nm CMOS,\u201d <strong><em>IEEE International Solid-State Circuit Conference (ISSCC)<\/em><\/strong>, pp. 450-451, San Francisco, Feb. 2018. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/document\/8310378\/\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[C09] Wei-Han Yu, Haidong Yi,\u00a0Pui-In Mak,\u00a0Jun Yin<strong>,<\/strong>\u00a0and Rui P. Martins, \u201cA 0.18V 382\u03bcW Bluetooth Low-Energy (BLE) Receiver with 1.33nW Sleep Power for Energy-Harvesting Applications in 28nm CMOS,\u201d\u00a0<em><strong>IEEE International Solid-State Circuit Conference (ISSCC)<\/strong><\/em>, pp. 414-415, San Francisco, Feb. 2017. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"http:\/\/ieeexplore.ieee.org\/document\/7870437\/\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[C08] Jun Yin, Pui-In Mak, Franco Maloberti, and Rui P. Martins, \u201cA 0.003mm<sup>2<\/sup>\u00a01.7-to-3.5GHz Dual-Mode Time-Interleaved Ring-VCO Achieving 90-to-150kHz 1\/f<sup>3<\/sup>\u00a0Phase-Noise Corner,\u201d\u00a0<strong><em>IEEE International Solid-State Circuit Conference (ISSCC)<\/em><\/strong>, pp. 48-49, San Francisco, Feb. 2016. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"http:\/\/ieeexplore.ieee.org\/document\/7417900\/?arnumber=7417900&amp;newsearch=true&amp;queryText=A%200.003mm2%201.7-to-3.5GHz%20Dual-Mode%20Time-Interleaved%20Ring-VCO%20Achieving%2090-to-150kHz%201%2Ff3%20Phase-Noise%20Corner\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[C07]\u00a0Chee-Cheow Lim, Harikrishnan Ramiah,\u00a0\u00a0Jun Yin, Pui-In Mak, and Rui P. Martins, \u201cA High-Q Spiral Inductor with Dual-Layer Patterned Floating Shield in a Class-B VCO Achieving a 190.5-dBc\/Hz FoM,\u201d\u00a0<strong><em>IEEE International Symposium on Circuits and Systems (ISCAS)<\/em><\/strong><em>,\u00a0<\/em>pp. 1-4, Montreal, May 2014. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"http:\/\/ieeexplore.ieee.org\/document\/7539164\/\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[C06] Jun Yin and Howard C. Luong, \u201cA 0.37-to-46.5GHz Frequency Synthesizer for software-Defined Radios in 65nm CMOS,\u201d\u00a0<strong><em>IEEE Symposium on VLSI Circuits (VLSIC)<\/em><\/strong>, Honolulu, pp. 96-97, June 2014. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"http:\/\/ieeexplore.ieee.org\/document\/6858394\/?arnumber=6858394\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[C05] Alvin Li, Shiyuan Zheng,\u00a0Jun Yin, Xun Luo,\u00a0and Howard C. Luong, \u201cA CMOS 21-48GHz Fractional-N Synthesizer Employing Ultra-Wideband Injection-Locked Frequency Multipliers,\u201d\u00a0<strong><em>IEEE Custom Integrated Circuits Conference (CICC)<\/em><\/strong>, San Jose, pp. 1-4, Sep. 2013. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"http:\/\/ieeexplore.ieee.org\/document\/6658411\/\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[C04] Jun Yin and Howard C. Luong, \u201cA 57.5-to-90.1GHz Magnetically-Tuned Multi-Mode CMOS VCO,\u201d <strong><em>IEEE Custom Integrated Circuits Conference (CICC)<\/em><\/strong>, San Jose, pp. 1-4, Sep. 2012. [Student Scholarship Award] [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"http:\/\/ieeexplore.ieee.org\/document\/6330597\/\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[C03] Jun Yin and Howard C. Luong<strong>,\u00a0<\/strong>\u201cA 0.8V 1.9mW 53.7-to-72.0GHz Self-Frequency-Tracking Injection-Locked Frequency Divider,\u201d\u00a0<strong><em>IEEE Radio-Frequency Integrated Circuits Symposium (RFIC)<\/em><\/strong>,\u00a0pp. 305-308, Montreal, Jun. 2012. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"http:\/\/ieeexplore.ieee.org\/document\/6242287\/\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[C02] Jun Yin, Jun Yi, Man Kay Law, Yunxiao Ling, Man Chiu Lee, Kwok Ping Ng, Bo Gao, Howard C. Luong, Amine Bermak, Mansun Chan, Wing-Hung Ki, Chi-Ying Tsui, and Matthew Yuen<strong>,<\/strong>\u00a0\u201cA System-on-Chip EPC Gen-2 Passive UHF RFID Tag with Embedded Temperature Sensor,\u201d<em><strong>\u00a0IEEE International Solid-State Circuit Conference (ISSCC)<\/strong><\/em>, pp. 308-309, San Francisco, Feb. 2010. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"http:\/\/ieeexplore.ieee.org\/document\/5433893\/?arnumber=5433893&amp;newsearch=true&amp;queryText=A%20System-on-Chip%20EPC%20Gen-2%20Passive%20UHF%20RFID%20Tag%20with%20Embedded%20Temperature%20Sensor\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[C01] Cheng Li,\u00a0Huailin Liao, Chuan Wang,\u00a0Jun Yin, and\u00a0Ru Huang, \u201cHigh-Q Integrated Inductor Using Post-CMOS Selective Grown Porous Silicon (SGPS) Technique for RFIC Applications,\u201d\u00a0<strong><em>IEEE Radio-Frequency Integrated Circuits Symposium (RFIC)<\/em><\/strong>,\u00a0pp. 167-170, Honolulu, Jun. 2007. [Download][<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/ieeexplore.ieee.org\/document\/4266405\" target=\"_blank\" rel=\"noopener\">IEEE Xplore link<\/a><\/span>]<\/span><\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t<section data-particle_enable=\"false\" data-particle-mobile-disabled=\"false\" class=\"elementor-section elementor-top-section elementor-element elementor-element-bae8f68 elementor-section-boxed elementor-section-height-default elementor-section-height-default\" data-id=\"bae8f68\" data-element_type=\"section\">\n\t\t\t\t\t\t<div class=\"elementor-container elementor-column-gap-default\">\n\t\t\t\t\t<div class=\"elementor-column elementor-col-100 elementor-top-column elementor-element elementor-element-25f0b7d\" data-id=\"25f0b7d\" data-element_type=\"column\">\n\t\t\t<div class=\"elementor-widget-wrap elementor-element-populated\">\n\t\t\t\t\t\t<div class=\"elementor-element elementor-element-fc2442c elementor-widget elementor-widget-heading\" data-id=\"fc2442c\" data-element_type=\"widget\" data-widget_type=\"heading.default\">\n\t\t\t\t<div class=\"elementor-widget-container\">\n\t\t\t\t\t<h5 class=\"elementor-heading-title elementor-size-default\">Book &amp; Book Chapter<\/h5>\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t<section data-particle_enable=\"false\" data-particle-mobile-disabled=\"false\" class=\"elementor-section elementor-top-section elementor-element elementor-element-982912c elementor-section-boxed elementor-section-height-default elementor-section-height-default\" data-id=\"982912c\" data-element_type=\"section\">\n\t\t\t\t\t\t<div class=\"elementor-container elementor-column-gap-default\">\n\t\t\t\t\t<div class=\"elementor-column elementor-col-100 elementor-top-column elementor-element elementor-element-9a1dae6\" data-id=\"9a1dae6\" data-element_type=\"column\">\n\t\t\t<div class=\"elementor-widget-wrap elementor-element-populated\">\n\t\t\t\t\t\t<div class=\"elementor-element elementor-element-0e2fe21 elementor-widget elementor-widget-text-editor\" data-id=\"0e2fe21\" data-element_type=\"widget\" data-widget_type=\"text-editor.default\">\n\t\t\t\t<div class=\"elementor-widget-container\">\n\t\t\t\t\t\t\t\t\t<p><span style=\"color: #000000\">[B03] Shiheng Yang, Jun Yin, Pui-In Mak, and Rui P. Martins, \u201cMultiplying DLLs,\u201d\u00a0<em><strong>in\u00a0Phase-Locked Frequency Generation and Clocking: Architectures and circuits for modern wireless and wireline systems<\/strong><\/em>, pp.\u00a0645\u2013664,\u00a0The Institution of Engineering and Technology, 2020. [<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"https:\/\/digital-library.theiet.org\/content\/books\/cs\/pbcs064e\">IET link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[B02]\u00a0Jun Yin,\u00a0 \u201cUltra-Low Power Zigbee\/BLE Transmitter for IoT Applications,\u201d\u00a0<strong><em>in\u00a0Selected Topics in Power, RF, and Mixed-Signal ICs<\/em><\/strong>, pp. 315-337, River Publishers, 2018. [<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"http:\/\/www.riverpublishers.com\/book_details.php?book_id=481\">River link<\/a><\/span>]<\/span><\/p><p><span style=\"color: #000000\">[B01] Howard C. Luong and\u00a0Jun Yin, \u201cTransformer-Based Design Techniques for Oscillators and Frequency Dividers,\u201d\u00a0<strong><em>Springer<\/em><\/strong>, Nov. 2015.\u00a0[<span style=\"color: #0000ff\"><a style=\"color: #0000ff\" href=\"http:\/\/www.springer.com\/gb\/book\/9783319158730\" target=\"_blank\" rel=\"noopener\">Springer link<\/a><\/span>]<\/span><\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t<section data-particle_enable=\"false\" data-particle-mobile-disabled=\"false\" class=\"elementor-section elementor-top-section elementor-element elementor-element-60ef6f2 elementor-section-boxed elementor-section-height-default elementor-section-height-default\" data-id=\"60ef6f2\" data-element_type=\"section\">\n\t\t\t\t\t\t<div class=\"elementor-container elementor-column-gap-default\">\n\t\t\t\t\t<div class=\"elementor-column elementor-col-100 elementor-top-column elementor-element elementor-element-be1bef2\" data-id=\"be1bef2\" data-element_type=\"column\">\n\t\t\t<div class=\"elementor-widget-wrap elementor-element-populated\">\n\t\t\t\t\t\t<div class=\"elementor-element elementor-element-984d396 elementor-widget elementor-widget-text-editor\" data-id=\"984d396\" data-element_type=\"widget\" data-widget_type=\"text-editor.default\">\n\t\t\t\t<div class=\"elementor-widget-container\">\n\t\t\t\t\t\t\t\t\t<p>Lorem ipsum dolor sit amet, consectetur adipiscing elit. Ut elit tellus, luctus nec ullamcorper mattis, pulvinar dapibus leo.<\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t<\/div>\n\t\t","protected":false},"excerpt":{"rendered":"<p>Home\u00a0 \u00a0 \u00a0 \u00a0 \u00a0Selected Publication Journal Journal paper highlights: JSSC (16 papers): [J04], [J05], [J06], [J09], [J12], [J13], [J15], [J17], [J19], [J23], [J29], [J42], [J44], [J45], [J51], [J53] TCAS-I (10 paper): [J25], [J30], [J36], [J37], [J38], [J40], [J41], [J46], [J50], [J54] TCAS-II (13 papers): [J08], [J12], [J14], [J20], [J21], [J22], [J26], [J32], [J33], [J34], &hellip; <\/p>\n<p class=\"link-more\"><a href=\"https:\/\/www.fst.um.edu.mo\/personal\/junyin\/publication\/\" class=\"more-link\">Continue reading<span class=\"screen-reader-text\"> &#8220;Publication&#8221;<\/span><\/a><\/p>\n","protected":false},"author":121,"featured_media":0,"parent":1188,"menu_order":0,"comment_status":"closed","ping_status":"closed","template":"elementor_canvas","meta":{"footnotes":"","_links_to":"","_links_to_target":""},"class_list":["post-4213","page","type-page","status-publish","hentry","entry"],"_links":{"self":[{"href":"https:\/\/www.fst.um.edu.mo\/personal\/wp-json\/wp\/v2\/pages\/4213","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/www.fst.um.edu.mo\/personal\/wp-json\/wp\/v2\/pages"}],"about":[{"href":"https:\/\/www.fst.um.edu.mo\/personal\/wp-json\/wp\/v2\/types\/page"}],"author":[{"embeddable":true,"href":"https:\/\/www.fst.um.edu.mo\/personal\/wp-json\/wp\/v2\/users\/121"}],"replies":[{"embeddable":true,"href":"https:\/\/www.fst.um.edu.mo\/personal\/wp-json\/wp\/v2\/comments?post=4213"}],"version-history":[{"count":10,"href":"https:\/\/www.fst.um.edu.mo\/personal\/wp-json\/wp\/v2\/pages\/4213\/revisions"}],"predecessor-version":[{"id":58579,"href":"https:\/\/www.fst.um.edu.mo\/personal\/wp-json\/wp\/v2\/pages\/4213\/revisions\/58579"}],"up":[{"embeddable":true,"href":"https:\/\/www.fst.um.edu.mo\/personal\/wp-json\/wp\/v2\/pages\/1188"}],"wp:attachment":[{"href":"https:\/\/www.fst.um.edu.mo\/personal\/wp-json\/wp\/v2\/media?parent=4213"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}